CN105556679A - 具有更高反向浪涌能力和更小漏电流的含多晶硅层齐纳二极管 - Google Patents

具有更高反向浪涌能力和更小漏电流的含多晶硅层齐纳二极管 Download PDF

Info

Publication number
CN105556679A
CN105556679A CN201480051532.6A CN201480051532A CN105556679A CN 105556679 A CN105556679 A CN 105556679A CN 201480051532 A CN201480051532 A CN 201480051532A CN 105556679 A CN105556679 A CN 105556679A
Authority
CN
China
Prior art keywords
layer
conducting material
coating
substrate
semi
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201480051532.6A
Other languages
English (en)
Inventor
陈世冠
江挽澜
林意茵
蒋铭泰
彭智平
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Vishay General Semiconductor LLC
Original Assignee
Vishay General Semiconductor LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Vishay General Semiconductor LLC filed Critical Vishay General Semiconductor LLC
Publication of CN105556679A publication Critical patent/CN105556679A/zh
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0607Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
    • H01L29/0611Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/22Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities
    • H01L21/225Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities using diffusion into or out of a solid from or into a solid phase, e.g. a doped oxide layer
    • H01L21/2251Diffusion into or out of group IV semiconductors
    • H01L21/2252Diffusion into or out of group IV semiconductors using predeposition of impurities into the semiconductor surface, e.g. from a gaseous phase
    • H01L21/2253Diffusion into or out of group IV semiconductors using predeposition of impurities into the semiconductor surface, e.g. from a gaseous phase by ion implantation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/22Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities
    • H01L21/225Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities using diffusion into or out of a solid from or into a solid phase, e.g. a doped oxide layer
    • H01L21/2251Diffusion into or out of group IV semiconductors
    • H01L21/2254Diffusion into or out of group IV semiconductors from or through or into an applied layer, e.g. photoresist, nitrides
    • H01L21/2257Diffusion into or out of group IV semiconductors from or through or into an applied layer, e.g. photoresist, nitrides the applied layer being silicon or silicide or SIPOS, e.g. polysilicon, porous silicon
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26Bombardment with radiation
    • H01L21/263Bombardment with radiation with high-energy radiation
    • H01L21/265Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/26506Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
    • H01L21/26513Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors of electrically active species
    • H01L21/2652Through-implantation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283Deposition of conductive or insulating materials for electrodes conducting electric current
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/45Ohmic electrodes
    • H01L29/456Ohmic electrodes on silicon
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66083Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by variation of the electric current supplied or the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. two-terminal devices
    • H01L29/6609Diodes
    • H01L29/66098Breakdown diodes
    • H01L29/66106Zener diodes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66083Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by variation of the electric current supplied or the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. two-terminal devices
    • H01L29/6609Diodes
    • H01L29/66098Breakdown diodes
    • H01L29/66113Avalanche diodes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/86Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
    • H01L29/861Diodes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/86Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
    • H01L29/861Diodes
    • H01L29/866Zener diodes

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • High Energy & Nuclear Physics (AREA)
  • Health & Medical Sciences (AREA)
  • Toxicology (AREA)
  • Semiconductor Integrated Circuits (AREA)

Abstract

本发明公开了一种半导体器件,诸如齐纳二极管,所述半导体器件包括第一导电类型的第一半导体材料和第二导电类型的第二半导体材料,所述第二半导体材料与所述第一半导体材料接触以在所述第一半导体材料和所述第二半导体材料接触之间形成结。第一氧化物层设置在所述第二半导体材料的一部分上方,使得所述第二半导体材料的剩余部分露出。多晶硅层设置在所述第二半导体材料的露出部分和所述第一氧化物层的一部分上。第一导电层设置在所述多晶硅层上。第二导电层设置在所述第一半导体材料的表面上,所述表面与接触所述第二半导体材料的所述第一半导体材料的表面相反。

Description

具有更高反向浪涌能力和更小漏电流的含多晶硅层齐纳二极管
背景技术
齐纳二极管是二端子电子器件,当将正向偏压施加到该二端子电子器件时,齐纳二极管充当传统二极管,即具有单向传导性,但是当反向偏压高于某一阈值电压时,则电流反向传导。传统上将术语“齐纳二极管”应用到由Si等常规半导体材料形成的P-N结所组成的器件上,该结在大于例如约5伏的反向偏压下遭受雪崩击穿,并且此类器件可用于电压调节以及电路保护电路。
图1例示了理想齐纳二极管的电流(I)与电压(V)曲线图,从该图中显然可看出:当所施加的反向偏压高于某一电压(即高于齐纳阈值电压,该齐纳阈值电压通常高于例如5伏)时,对于Si基器件而言,会发生反向电流的突然升高。因此,当施加正向偏压时,齐纳二极管的功能类似普通整流器,但是当施加反向偏压时,齐纳二极管的I-V曲线呈现出拐点或陡直崩跌。齐纳雪崩或击穿的特征在于:一旦在反向偏压下发生电流传导,则在进一步增加反向电流,达到最大允许功耗额定值之前,器件上的电压基本上保持恒定。由于具有这种特性,齐纳二极管尤其适合用作稳压器、电压基准、和过电压保护器。
在浪涌期间,最好将限制器件上的电压降限制为最小值。因此,齐纳二极管的重要特性是其反向浪涌能力。
发明内容
根据本发明的一方面,提供了一种半导体器件,例如齐纳二极管。所述半导体器件包括第一导电类型的第一半导体材料和第二导电类型的第二半导体材料,所述第二半导体材料与第一半导体材料接触以形成二者之间的结。第一氧化物层设置在所述第二半导体材料的一部分上方,使得所述第二半导体材料的剩余部分露出。多晶硅层设置在第二半导体材料的露出部分和所述第一氧化物层的一部分上。第一导电层设置在所述多晶硅层上。第二导电层设置在所述第一半导体材料的表面上,所述表面位于所述第一半导体材料与所述第二半导体材料接触面的反方向。。
根据本发明的另一方面,提供了一种制造半导体器件的方法。所述方法包括在半导体衬底的一部分上形成第一氧化物层,所述半导体衬底由第一导电类型的第一半导体材料构成,,使得所述半导体衬底的剩余部分露出。在所述半导体衬底的第一表面和所述第一氧化物层上形成保护层。将所述第二导电类型的掺杂剂通过所述保护层引入所述半导体衬底以形成结层,所述结层限定半导体衬底的结。在所述结层上形成第一导电层。在所述半导体衬底与所述第一表面相反的第二表面上形成第二导电层。。
附图说明
图1显示了理想齐纳二极管的电流(I)与电压(V)曲线图。
图2显示了具有更高反向浪涌能力和更小漏电流的齐纳二极管的一个示例。
图3-图9显示了了可用于制造图2所示齐纳二极管的一系列工艺步骤的一个示例。
具体实施方式
如下详细所述,本发明提供了一种具有更高反向浪涌能力和更小漏电流的齐纳二极管。虽然描述这种改进时将以一种示例性齐纳二极管为例,但本文所述的方法和技术同样适用于各类齐纳二极管构型以及其他类型的瞬态电压抑制器。
图2显示了具有更高反向浪涌能力的齐纳二极管的一个示例。如图所示,齐纳二极管100包括重掺杂第一导电类型掺杂剂的半导体衬底110,本例中的所述掺杂剂为P型掺杂剂。在所述半导体衬底110中形成第二导电类型结层120。在本例中,结层120具有N+型导电性。P-N结位于所述半导体衬底110和所述结层120之间的界面处。多晶硅层130设置在所述结层上。作为电极的第一导电材料140设置在所述多晶硅层130上。同样,作为电极的第二导电材料150设置在所述衬底110的背面。所述齐纳二极管100还包括设置在所述衬底110上的第一氧化物层160,并且所述第一氧化物层的形成和蚀刻过程为光刻工艺的一部分,所述光刻工艺用于形成所述结层120。此外,所述齐纳二极管还包括第二氧化物层170,例如低温氧化物(LTO),所述第二氧化物层的第一部分设置在所述第一氧化物层160上,而所述第二氧化物层的第二部分***所述多晶硅层130和所述第一导电材料140之间。所述第二氧化物层170的形成和蚀刻过程为光刻工艺的一部分,所述光刻工艺用于形成所述第一导电材料140。
在制造图2所示齐纳二极管的过程中,最好在形成结层120之前形成所述多晶硅层130。然后使用注入或其他掺杂工艺将掺杂剂沉积在所述多晶硅层130上。随后应用热处理使所述掺杂剂穿过所述多晶硅层130并且进入所述衬底110。根据发现,以这种方式使用所述多晶硅层130可以同时改善齐纳二极管的反向浪涌能力和漏电流。
在不受任何操作作原理约束的情况下,多晶硅层被认为可以减少形成所述结层120的掺杂工艺所造成的缺陷。当通过注入或类似方法将所述掺杂剂直接引入到所述衬底110中时,通常在衬底的一定深度内造成缺陷。这些缺陷可能对所获得器件的反向浪涌性能和漏电流产生不利影响。然而,通过将所述掺杂剂引入多晶硅层表面和内部,可以减少衬底中的缺陷。
下文结合图3-图9说明了可用于制造图2所示齐纳二极管的方法示例。
图3是半导体衬底和氧化物层的剖视图。在一个实施例中,衬底210为一种低电阻率P+型<111>取向单晶硅,所述单晶硅的电阻率范围为约1×10-3ohm-cm至5×10-3ohm-cm。硅晶格取向可任选地为<100>。在另一个实施例中,衬底210由其他类型的半导体材料(诸如砷化镓)构成。另外,可以理解的是,对制造工艺进行相应调整之后也可以使用N型衬底。在一个实施例中,在P+型硅衬底中掺杂了硼。当然,可以理解的是,也可使用其他掺杂剂作为替代。
接下来,形成氧化物层220。在一个实施例中,将晶片置于约1000℃的环境中约200分钟,再置于约1200℃的环境中200分钟,以形成氧化物层220。在此期间,被加热的半导体材料与氮气和氧气的混合物接触。在一个实施例中,在此结构表面生成了厚度从约1400埃至约1800埃的二氧化硅层。可以理解的是,本发明可能涉及使用形成氧化物层的其他工艺。另外,所述氧化物层可能具有不同厚度。
接下来,进行光刻步骤以在氧化物层中形成开口。首先,如图4所示,将光致抗蚀剂材料222涂抹于所述氧化物层220的表面。在一个实施例中,所述光致抗蚀剂的涂抹厚度约1.3微米。所述光致抗蚀剂材料222通过图案掩膜接受光照,然后去除所述氧化物层表面暴露在外的光致抗蚀剂材料。在一个实施例中,根据转移到光致抗蚀剂上的详细图案,使用反应性离子蚀刻(“RIE”)技术蚀刻结构表面的所述氧化物。还可以理解的是,可以使用其他氧化物蚀刻工艺替代反应性离子蚀刻工艺。在蚀刻工艺中,不去除光致抗蚀剂所覆盖区域下面的氧化物区域。
如图5所示,采用上述方式对所述氧化物层220的中心部分进行蚀刻以形成窗口215。区域220a对应于氧化物层220尚未被蚀刻的部分。在一个实施例中,在下一个步骤之前利用光致抗蚀剂剥离液去除晶片上的剩余光致抗蚀剂。接下来将多晶硅沉积在衬底210以及至少部分氧化物层220a的表面,以形成多晶硅层250,所述多晶硅可以是未掺杂的。在一些实施例中,多晶硅层250的厚度可介于1和4微米之间。
接下来进行离子注入。尚未被蚀刻掉的剩余氧化物形成硬掩模以防止离子穿过,使得离子无法进入衬底210。在一些情况下,大约1.3微米厚的剩余光致抗蚀剂材料可留在晶片上,直至完成离子注入,以帮助氧化物在暴露窗口之外的区域吸收离子。
离子注入过程如图5中由箭头225所示。箭头225表示被引入到多晶硅层250上的N+型掺杂剂,诸如磷或砷。在一个实施例中,采用磷离子注入法掺杂N+型掺杂剂,掺杂剂量为1.72×1013个离子/cm2,能量为140KeV,形成深度约为1微米的掺杂层。在另一个实施例中,在离子注入工艺中可以使用非常低的能量。在高温下进行后续扩散步骤,以推动注入的离子进一步深入衬底210,从而形成如图6所示的N+型结层240。
如图7所示,在多晶硅层250上形成氧化层260。在一些实施例中,所述氧化物层260为低温氧化物(LTO)层260。
图8显示了采用上述光刻技术蚀刻LTO层260之后获得的区域260a,以形成用于沉积可选钝化层(未显示)和导电材料的开口。图9所示的导电材料280可能是适合的金属,例如银。通过LTO层260的开口,在多晶硅层250的一部分上形成所述导电材料280。在LTO层260的区域260a之上,也形成导电材料28。
使用不同厚度的多晶硅层制造一系列齐纳二极管,以展示反向浪涌能力和漏电流的可能改善。一系列5V二极管和一系列7V二极管的结果如表1中所示。在每个系列中制造三个样品,一个不含多晶硅,作为对照;另一个具有1微米厚的多晶硅层;还有一个具有2微米厚的多晶硅层。测量每个器件反向浪涌能力和漏电流的最大值、平均值以及最小值。如表1所示,反向浪涌能力随多晶硅厚度增加而增加。类似地,漏电流随多晶硅厚度增加而减小,从而完成器件结构。
表1
本发明也制造了多晶硅厚度超过2微米的齐纳二极管。据发现,当多晶硅厚度超过2微米时,这些器件的反向浪涌能力随多晶硅厚度增加而减小。据推测,这是因为多晶硅层造成散热变差。因此,权衡结缺陷和散热问题之后,确定5V和7V齐纳二极管的最佳多晶硅厚度为约1至2微米。
然而,对于这些相同器件,漏电流随多晶硅层厚度增加至微米而持续减小,4微米为样品测试厚度限值。对于多晶硅层厚度为4微米的器件,漏电流减小至不足对照样品漏电流的十分之一。因此,对于一些采用低电压二极管的实施例,多晶硅层厚度为1-4微米,更具体地说,多晶硅层厚度为1-2微米,可以使反向浪涌能力显著增加并且漏电流减小。
本领域的普通技术人员将认识到,使用多晶硅层提高反向浪涌能力可适用于与上述器件具有不同构型和组成的器件。此外,与上文所述不同的制造技术可用于制造所述器件。例如,在另一个实施例中,通过离子注入或类似方法在半导体衬底中形成构成P-N结的两个层,而不是使用半导体衬底作为形成P-N结的一对半导体层之一。
在其他实施例中,可以使用除了多晶硅之外的材料形成所述层,通过所述层引入掺杂剂以形成所述结层。任何合适的材料都可用作保护层,所述保护层在掺杂处理期间保护衬底表面免受损坏,而不会形成阻碍掺杂剂扩散的屏障。使用多晶硅等导电材料的优点在于,完成掺杂处理之后,无需去除所述材料。例如,虽然可使用氧化物层代替多晶硅层,但在完成结构掺杂之后需要去除氧化物层,因为氧化物层不是导电材料。
虽然已显示和描述了本发明的示例性实施例和特定应用,但显而易见的是,在不脱离本文所公开的本发明的概念的前提下,本发明的许多其他修改和应用也是可能实现的。因此,可以理解的是,在所附权利要求的范围内,本发明可以按照具体描述以外的方式实施,只要不违背权利要求的精神,本发明不受限制。虽然本发明中要求保护的一些特征可能具有依赖性,但如果独立使用,每个特征都可能具有优点。

Claims (24)

1.一种半导体器件,所述半导体器件包括:
第一导电类型的第一半导体材料;
第二导电类型的第二半导体材料,所述第二半导体材料与所述第一半导体材料接触以在所述第二半导体材料和所述第一半导体材料接触之间形成结;
第一氧化物层,所述第一氧化物层设置在所述第二半导体材料的一部分上方,使得所述第二半导体材料的剩余部分露出;
多晶硅层,所述多晶硅层设置在所述第二半导体材料的露出部分和所述第一氧化物层的一部分上;
第一导电层,所述第一导电层设置在所述多晶硅层上;以及
第二导电层,所述第二导电层设置在所述第一半导体材料的下述表面上,所述表面与接触所述第二半导体材料的所述第一半导体材料的表面相反。
2.根据权利要求1所述的半导体器件,所述半导体器件还包括第二氧化物层,所述第二氧化物层设置在所述第一氧化物层和所述多晶硅层的一部分上。
3.根据权利要求2所述的半导体器件,其中所述第二氧化物层包括低温氧化物(LTO)。
4.根据权利要求1所述的半导体器件,所述半导体器件还包括半导体衬底,所述第一半导体材料为设置在所述衬底上或所述衬底中的第一半导体层。
5.根据权利要求1所述的半导体器件,所述半导体器件还包括半导体衬底,所述半导体衬底包括所述第一半导体材料。
6.根据权利要求1所述的半导体器件,其中所述多晶硅层的厚度介于1至4微米之间。
7.根据权利要求1所述的半导体器件,其中所述多晶硅层的厚度介于1至2微米之间。
8.一种齐纳二极管,所述齐纳二极管包括:
半导体衬底;
P-N结,所述P-N结形成在所述衬底上或所述衬底中;
多晶硅层,所述多晶硅层与第一半导体层接触,所述第一半导体层与第二半导体层接触以在所述第一半导体层和所述第二半导体层之间限定所述P-N结;
第一导电层,所述第一导电层设置在所述多晶硅层上;以及
第二导电层,所述第二导电层设置在所述衬底的下述表面上,所述表面与在上方设置有所述第一导电层的所述衬底的表面相反。
9.根据权利要求8所述的齐纳二极管,所述齐纳二极管还包括第一氧化物层,所述第一氧化物层设置在所述第一半导体层上并且与所述多晶硅层接触。
10.根据权利要求9所述的齐纳二极管,所述齐纳二极管还包括第二氧化物层,所述第二氧化物层具有设置在所述第一氧化物层的一部分上的第一部分,***在所述多晶硅层和所述第一导电层之间的第二部分。
11.根据权利要求10所述的齐纳二极管,其中所述第二氧化物层包括LTO。
12.根据权利要求7所述的齐纳二极管,其中所述第二半导体层由所述半导体衬底形成。
13.根据权利要求8所述的齐纳二极管,其中所述多晶硅层的厚度介于1至4微米之间。
14.根据权利要求8所述的齐纳二极管,其中所述多晶硅层的厚度介于1至2微米之间。
15.一种制造半导体器件的方法,所述方法包括:
在由具有第一导电类型的第一半导体材料形成的半导体衬底的一部分上方形成第一氧化物层,使得所述半导体衬底的剩余部分露出;
在所述半导体衬底的第一表面和所述第一氧化物层上形成保护层;
通过所述保护层,将第二导电类型的掺杂剂引入到所述半导体衬底中以形成结层,所述结层与所述半导体衬底限定结;
在所述结层上方形成第一导电层;以及
在所述半导体衬底的第二表面上形成第二导电层,所述第二表面与所述半导体衬底的所述第一表面相反。
16.根据权利要求15所述的方法,其中所述保护层包括导电材料。
17.根据权利要求16所述的方法,其中所述保护层包括多晶硅。
18.根据权利要求15所述的方法,所述方法还包括在引入所述第二导电类型的所述掺杂剂之后去除所述保护层。
19.根据权利要求18所述的方法,其中所述保护层包括非导电材料。
20.根据权利要求15所述的方法,所述方法还包括在高温下扩散在所述半导体衬底中注入的所述掺杂剂。
21.根据权利要求15所述的方法,其中通过离子注入将所述掺杂剂引入到所述半导体衬底中。
22.一种半导体器件,所述半导体器件包括:
半导体衬底;
P-N结,所述P-N结形成在所述衬底上或所述衬底中;
保护层,所述保护层位于所述P-N结上方,所述保护层的厚度允许穿过所述保护层引入第一导电类型或第二导电类型的掺杂剂以在所述半导体衬底中形成结层,所述结层为限定所述PN结的层之一;
第一导电层,所述第一导电层设置在所述保护层上;以及
第二导电层,所述第二导电层设置在所述衬底的下述表面上,所述表面与在上方设置有所述第一导电层的所述衬底的表面相反。
23.根据权利要求22所述的半导体器件,其中所述保护层包括导电材料。
24.根据权利要求22所述的半导体器件,其中所述保护层包括多晶硅。
CN201480051532.6A 2013-10-01 2014-09-26 具有更高反向浪涌能力和更小漏电流的含多晶硅层齐纳二极管 Pending CN105556679A (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US14/043,431 2013-10-01
US14/043,431 US9202935B2 (en) 2013-10-01 2013-10-01 Zener diode haviing a polysilicon layer for improved reverse surge capability and decreased leakage current
PCT/US2014/057577 WO2015050776A1 (en) 2013-10-01 2014-09-26 Zener diode having a polysilicon layer for improved reverse surge capability and decreased leakage current

Publications (1)

Publication Number Publication Date
CN105556679A true CN105556679A (zh) 2016-05-04

Family

ID=52739291

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201480051532.6A Pending CN105556679A (zh) 2013-10-01 2014-09-26 具有更高反向浪涌能力和更小漏电流的含多晶硅层齐纳二极管

Country Status (7)

Country Link
US (3) US9202935B2 (zh)
EP (1) EP3053198A4 (zh)
JP (1) JP6594296B2 (zh)
KR (1) KR101800331B1 (zh)
CN (1) CN105556679A (zh)
TW (1) TWI648770B (zh)
WO (1) WO2015050776A1 (zh)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9202935B2 (en) * 2013-10-01 2015-12-01 Vishay General Semiconductor Llc Zener diode haviing a polysilicon layer for improved reverse surge capability and decreased leakage current
US10355144B1 (en) 2018-07-23 2019-07-16 Amazing Microelectronic Corp. Heat-dissipating Zener diode

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60260162A (ja) * 1984-06-06 1985-12-23 Rohm Co Ltd 半導体装置の製造方法
JPS6481265A (en) * 1987-09-22 1989-03-27 Fujitsu Ltd Schottky barrier diode device
JPH04137042U (ja) * 1991-03-05 1992-12-21 新電元工業株式会社 半導体装置
JPH0864843A (ja) * 1994-08-26 1996-03-08 Rohm Co Ltd ツェナーダイオードの製造方法
CN101536189A (zh) * 2006-11-16 2009-09-16 万国半导体股份有限公司 具有电磁干扰滤波器的垂直瞬态电压抑制器(tvs)的电路结构及制造方法
JP2010199165A (ja) * 2009-02-24 2010-09-09 Panasonic Corp 半導体装置とその製造方法
US20100244194A1 (en) * 2009-03-31 2010-09-30 Masada Atsuya Semiconductor device and manufacturing method thereof

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2317767A2 (fr) * 1975-07-10 1977-02-04 Silec Semi Conducteurs Applications d'un procede de diffusion profonde d'impuretes dans un substrat
US4775643A (en) 1987-06-01 1988-10-04 Motorola Inc. Mesa zener diode and method of manufacture thereof
JP2666743B2 (ja) 1994-11-22 1997-10-22 日本電気株式会社 定電圧ダイオード
JPH0945912A (ja) * 1995-07-31 1997-02-14 Nec Corp 半導体装置およびその製造方法
US6791161B2 (en) 2002-04-08 2004-09-14 Fabtech, Inc. Precision Zener diodes
US7012276B2 (en) 2002-09-17 2006-03-14 Advanced Micro Devices, Inc. Organic thin film Zener diodes
US7582537B2 (en) 2004-12-15 2009-09-01 Lg Electronics Inc. Zener diode and methods for fabricating and packaging same
US7511357B2 (en) * 2007-04-20 2009-03-31 Force-Mos Technology Corporation Trenched MOSFETs with improved gate-drain (GD) clamp diodes
KR20090015719A (ko) 2007-08-09 2009-02-12 주식회사 하이닉스반도체 상변화 메모리 장치의 pn 다이오드 및 그 제조방법
US8101993B2 (en) 2009-03-18 2012-01-24 Force Mos Technology Co., Ltd. MSD integrated circuits with shallow trench
EP2317767A1 (en) 2009-10-27 2011-05-04 Nagravision S.A. Method for accessing services by a user unit
US8198703B2 (en) 2010-01-18 2012-06-12 Freescale Semiconductor, Inc. Zener diode with reduced substrate current
JP2012174894A (ja) 2011-02-22 2012-09-10 Renesas Electronics Corp ツェナーダイオード、半導体装置及びそれらの製造方法
US9202935B2 (en) * 2013-10-01 2015-12-01 Vishay General Semiconductor Llc Zener diode haviing a polysilicon layer for improved reverse surge capability and decreased leakage current

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60260162A (ja) * 1984-06-06 1985-12-23 Rohm Co Ltd 半導体装置の製造方法
JPS6481265A (en) * 1987-09-22 1989-03-27 Fujitsu Ltd Schottky barrier diode device
JPH04137042U (ja) * 1991-03-05 1992-12-21 新電元工業株式会社 半導体装置
JPH0864843A (ja) * 1994-08-26 1996-03-08 Rohm Co Ltd ツェナーダイオードの製造方法
CN101536189A (zh) * 2006-11-16 2009-09-16 万国半导体股份有限公司 具有电磁干扰滤波器的垂直瞬态电压抑制器(tvs)的电路结构及制造方法
JP2010199165A (ja) * 2009-02-24 2010-09-09 Panasonic Corp 半導体装置とその製造方法
US20100244194A1 (en) * 2009-03-31 2010-09-30 Masada Atsuya Semiconductor device and manufacturing method thereof

Also Published As

Publication number Publication date
EP3053198A4 (en) 2017-05-03
US9202935B2 (en) 2015-12-01
KR101800331B1 (ko) 2017-11-22
TWI648770B (zh) 2019-01-21
US20150091136A1 (en) 2015-04-02
EP3053198A1 (en) 2016-08-10
WO2015050776A1 (en) 2015-04-09
TW201528343A (zh) 2015-07-16
US9966429B2 (en) 2018-05-08
JP2016536778A (ja) 2016-11-24
KR20160052606A (ko) 2016-05-12
US20150340431A1 (en) 2015-11-26
US9331142B2 (en) 2016-05-03
JP6594296B2 (ja) 2019-10-23
US20150340458A1 (en) 2015-11-26

Similar Documents

Publication Publication Date Title
US8531005B2 (en) Devices with zener triggered ESD protection
US7808069B2 (en) Robust structure for HVPW Schottky diode
CN101630683B (zh) 集成静电放电器件
US8339758B2 (en) Transient voltage suppressor and method
WO2005111817A3 (en) Semiconductor device and method of forming the same
KR101955055B1 (ko) 전력용 반도체 소자 및 그 소자의 제조 방법
CN113257921B (zh) 半导体结构
US20140191319A1 (en) Finfet compatible diode for esd protection
US20150236009A1 (en) Low Voltage NPN with Low Trigger Voltage and High Snap Back Voltage for ESD Protection
EP2160763A1 (en) Electrostatic discharge protection devices and methods for fabricating semiconductor devices including the same
CN104995740B (zh) 半导体二极管组合件
JP2004510333A (ja) 高電圧ダイオードおよびその製造方法
EP2827373B1 (en) Protection device and related fabrication methods
CN105556679A (zh) 具有更高反向浪涌能力和更小漏电流的含多晶硅层齐纳二极管
CN111584480B (zh) 半导体器件及其制造方法
CN112271136A (zh) 一种触发式可控硅器件的制备方法及整流装置
US20140339603A1 (en) Semiconductor device and method of manufacturing a semiconductor device
KR20200027902A (ko) SiC 기반 보호 디바이스를 위한 구조 및 방법
US9741849B1 (en) Integrated circuits resistant to electrostatic discharge and methods for producing the same
KR101667669B1 (ko) 쇼트키 배리어 다이오드 및 그 제조방법
US20170323947A1 (en) Schottky device and method of manufacture
KR20060073088A (ko) 실리콘 기반 씨모스 공정을 이용한 쇼트키 다이오드제조방법
KR101079881B1 (ko) 반도체 소자의 제조 방법
KR20160024268A (ko) 실리콘 카바이드 쇼트키 다이오드 제조방법

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20160504