CN105161413A - 加工多晶硅表面的方法以及加工基板表面的方法 - Google Patents
加工多晶硅表面的方法以及加工基板表面的方法 Download PDFInfo
- Publication number
- CN105161413A CN105161413A CN201510604497.2A CN201510604497A CN105161413A CN 105161413 A CN105161413 A CN 105161413A CN 201510604497 A CN201510604497 A CN 201510604497A CN 105161413 A CN105161413 A CN 105161413A
- Authority
- CN
- China
- Prior art keywords
- polysilicon
- film
- polysilicon surface
- material film
- polishing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 229910021420 polycrystalline silicon Inorganic materials 0.000 title claims abstract description 137
- 229920005591 polysilicon Polymers 0.000 title claims abstract description 135
- 239000000758 substrate Substances 0.000 title claims abstract description 15
- 238000003672 processing method Methods 0.000 title abstract description 7
- 238000000034 method Methods 0.000 claims abstract description 89
- 229910004205 SiNX Inorganic materials 0.000 claims abstract description 24
- 238000007517 polishing process Methods 0.000 claims abstract description 8
- 238000005498 polishing Methods 0.000 claims description 43
- 239000000463 material Substances 0.000 claims description 35
- 230000008569 process Effects 0.000 claims description 34
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 19
- 238000000151 deposition Methods 0.000 claims description 16
- 230000008021 deposition Effects 0.000 claims description 13
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 claims description 12
- 239000000126 substance Substances 0.000 claims description 12
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 11
- 238000001039 wet etching Methods 0.000 claims description 9
- 238000005530 etching Methods 0.000 claims description 7
- 235000012239 silicon dioxide Nutrition 0.000 claims description 4
- 239000000377 silicon dioxide Substances 0.000 claims description 4
- 230000001590 oxidative effect Effects 0.000 claims description 3
- 230000010355 oscillation Effects 0.000 claims description 2
- 238000002203 pretreatment Methods 0.000 claims 1
- 239000010409 thin film Substances 0.000 abstract description 2
- 239000010408 film Substances 0.000 description 41
- 239000000243 solution Substances 0.000 description 9
- 230000003746 surface roughness Effects 0.000 description 9
- 238000000227 grinding Methods 0.000 description 8
- 239000012530 fluid Substances 0.000 description 7
- 238000005229 chemical vapour deposition Methods 0.000 description 6
- 229910052710 silicon Inorganic materials 0.000 description 6
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 5
- 239000010703 silicon Substances 0.000 description 5
- 230000007797 corrosion Effects 0.000 description 4
- 238000005260 corrosion Methods 0.000 description 4
- 230000000694 effects Effects 0.000 description 4
- 238000009413 insulation Methods 0.000 description 4
- 238000004519 manufacturing process Methods 0.000 description 4
- 239000007787 solid Substances 0.000 description 4
- 239000007788 liquid Substances 0.000 description 3
- 239000002245 particle Substances 0.000 description 3
- BPQQTUXANYXVAA-UHFFFAOYSA-N Orthosilicate Chemical compound [O-][Si]([O-])([O-])[O-] BPQQTUXANYXVAA-UHFFFAOYSA-N 0.000 description 2
- 239000003513 alkali Substances 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 2
- 239000003795 chemical substances by application Substances 0.000 description 2
- 238000004140 cleaning Methods 0.000 description 2
- 150000001875 compounds Chemical class 0.000 description 2
- 239000013078 crystal Substances 0.000 description 2
- 239000008367 deionised water Substances 0.000 description 2
- 238000000407 epitaxy Methods 0.000 description 2
- 230000002349 favourable effect Effects 0.000 description 2
- 239000000693 micelle Substances 0.000 description 2
- 238000003801 milling Methods 0.000 description 2
- 239000003960 organic solvent Substances 0.000 description 2
- 239000007800 oxidant agent Substances 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 238000000427 thin-film deposition Methods 0.000 description 2
- 230000009471 action Effects 0.000 description 1
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 229910052593 corundum Inorganic materials 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 238000002425 crystallisation Methods 0.000 description 1
- 230000008025 crystallization Effects 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000004090 dissolution Methods 0.000 description 1
- 238000001035 drying Methods 0.000 description 1
- 239000000428 dust Substances 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 238000003701 mechanical milling Methods 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 238000002360 preparation method Methods 0.000 description 1
- 230000001737 promoting effect Effects 0.000 description 1
- 230000036632 reaction speed Effects 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 238000007711 solidification Methods 0.000 description 1
- 230000008023 solidification Effects 0.000 description 1
- 239000007921 spray Substances 0.000 description 1
- 239000003381 stabilizer Substances 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
- 239000004094 surface-active agent Substances 0.000 description 1
- 229910001845 yogo sapphire Inorganic materials 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/32115—Planarisation
- H01L21/3212—Planarisation by chemical mechanical polishing [CMP]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/30625—With simultaneous mechanical treatment, e.g. mechanico-chemical polishing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/0217—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon nitride not containing oxygen, e.g. SixNy or SixByNz
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
- H01L21/02274—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition in the presence of a plasma [PECVD]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/30604—Chemical etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/31051—Planarisation of the insulating layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/31051—Planarisation of the insulating layers
- H01L21/31053—Planarisation of the insulating layers involving a dielectric removal step
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/32115—Planarisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
- H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
- H01L21/32134—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by liquid etching only
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
- H01L21/32139—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/7684—Smoothing; Planarisation
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
- B81C2201/00—Manufacture or treatment of microstructural devices or systems
- B81C2201/01—Manufacture or treatment of microstructural devices or systems in or on a substrate
- B81C2201/0101—Shaping material; Structuring the bulk substrate or layers on the substrate; Film patterning
- B81C2201/0118—Processes for the planarization of structures
- B81C2201/0121—Processes for the planarization of structures involving addition of material followed by removal of parts of said material, i.e. subtractive planarization
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Plasma & Fusion (AREA)
- Mechanical Treatment Of Semiconductor (AREA)
- Weting (AREA)
Abstract
本发明提供一种加工多晶硅表面的方法和加工基板表面的方法。加工多晶硅表面的方法包括:使用化学机械抛光的工艺加工多晶硅表面;其中,在使用化学机械抛光的工艺加工多晶硅表面之前,在多晶硅表面上沉积SiNx薄膜。本发明的方法加工后的多晶硅表面粗糙度达到低于6nm的水准。
Description
技术领域
本发明涉及半导体表面加工领域,具体地,涉及加工多晶硅表面的方法和加工基板表面的方法。
背景技术
目前的低温多晶硅薄膜工艺形成的多晶硅其表面粗糙不平的地方主要出现在晶粒交汇的边界处,即晶界处。粗糙表面的形成机制可以归因于熔融硅与固态硅的密度差异。固化过程始于形核中心,最后固化的是晶粒边界处,在晶界处同时存在熔融硅与固态硅,在形成晶粒的过程结束后在晶界处就形成了凸起。
附图1示出典型的低温多晶硅工艺形成的多晶硅的表面,其表面粗糙度达到9nm。
表面粗糙度与栅氧化层的漏电流呈正比,特别是多晶硅晶界所造成的表面粗糙度,容易造成局部突起而降低击穿电场与漏电流突增。一般而言,表面粗糙度增加一倍,漏电流增加两个数量级。为了平整化晶化过程中诱发的多晶硅表面粗糙度,栅绝缘层的厚度需要与多晶硅厚度以及粗糙度匹配。高的表面粗糙度就需要更大的栅绝缘层厚度去匹配。
从器件性能角度出发。在高分辨率成为趋势的现状下,为了增加反应速度,提高驱动电流与存储电容的容量,要求栅极绝缘层厚度不断降低。同时,由于降低栅绝缘层厚度,能够减少绝缘层内电荷捕获量的下降,因此,厚度的降低可减少阈值电压漂移。因此如何通过有效的手段降低多晶硅表面粗糙度,使低绝缘层厚度降低成为可能,此为一个重要的议题。
发明内容
鉴于此,本发明的目的在于提供一种提升低温多晶硅薄膜晶体管性能的制备方法,对多晶硅表面进行化学机械研磨工艺,对于多晶硅表面凸起进行腐蚀研磨,可有效改善多晶硅表面的粗糙度,降低界面缺陷,提升LTPS基板性能,进而获得比较稳定的TFT特性。
根据本发明一方面,提供一种加工多晶硅表面的方法,包括:使用化学机械抛光的工艺加工多晶硅表面;其中,在使用化学机械抛光的工艺加工多晶硅表面之前,在多晶硅表面上沉积材料薄膜,所述材料薄膜选择为使得在抛光过程中多晶硅优先被去除。
根据本发明另一方面,提供一种加工基板表面的方法,基板包括多晶硅区域和非多晶硅区域,所述方法包括:在基板表面形成掩膜覆盖非多晶硅区域;使用如前述方法加工多晶硅区域。
附图说明
图1示出通常的低温多晶硅工艺形成的多晶硅的表面,其表面粗糙度达到9nm;
图2示出示出使用根据本发明的一个实施例的方法加工后的多晶硅的表面,其表面粗糙度降低到6nm以下;
图3示出示出根据本发明的一个实施例的方法加工多晶硅表面的流程。
图4示出沉积有材料薄膜的多晶硅表面在抛光过程中的形态。
具体实施方式
现在对本发明的实施例提供详细参考,其范例在附图中说明,图中相同的数字全部代表相同的元件。为解释本发明下述实施例将参考附图被描述。
根据本发明的第一实施例,提供一种加工多晶硅(P-Si)表面的方法。在本发明的一个实施例中,方法包括使用化学机械抛光的工艺加工多晶硅表面。在抛光多晶硅表面的同时,可以使用例如碱性二氧化硅抛光液。在此抛光过程中,发生化学反应,化学反应方程式为:Si+H2O+2OH-=>SiO3 2-+2H2。根据本发明的实施例的方法,利用碱与硅的化学腐蚀反应生成可溶性硅酸盐,再通过细小柔软、比表面积大、带有负电荷的SiO2胶粒的吸附作用及其与抛光垫和多晶硅表面间的机械摩擦作用,及时除去反应产物,去除表面凸起的一部分Si。
在本发明的一个实施例中,方法包括在使用化学机械抛光的工艺加工多晶硅表面之前,在多晶硅表面上沉积SiNx薄膜。例如,在多晶硅的表面沉积SiNx薄膜厚度约为80~120埃,优选90~110埃,优选为100A埃。可选地,可以选用化学气相沉积(CVD)的方法沉积SiNx薄膜。图3示出从P-Si至覆盖有SiNx薄膜的P-Si以及SiNx薄膜被部分去除的P-Si以及最后抛光的P-Si。优选地,使用等离子体增强化学气相沉积(PECVD)的方法沉积SiNx薄膜。本领域技术人员应该理解,可以采用其他熟知的薄膜沉积或外延方法在多晶硅表面形成SiNx薄膜。优选使用等离子体增强化学气相沉积(PECVD)的方法是因为在实际生产过程中,该方法效率和成本控制相对较好。
在本发明的一个实施例中,使用化学机械抛光工艺加工沉积了材料薄膜的多晶硅表面的过程包括去除材料薄膜的第一阶段和同时去除材料薄膜和多晶硅的第二阶段,其中在第二阶段,多晶硅优先被去除。应该理解,使用两个阶段仅是为了方便说明。
图4更加详细地示出沉积有材料薄膜20(例如,SiNx)的多晶硅10表面在抛光过程中的形态。在图4的上图中,下层的多晶硅10上覆盖有SiNx20(如图所示),此时SiNx20未被抛光去除。由于多晶硅10上表面的凸凹不平(图中放大了多晶硅10表面的凸凹不平),在多晶硅10表面的凹处SiNx20的厚度较大,在多晶硅10表面的凸处SiNx20的厚度较小。随着化学机械抛光的进行,SiNx20被不断减薄,部分多晶硅10表面暴露出来(如图4的下图所示),此时SiNx和部分多晶硅表面同时暴露于化学机械抛光液和机械抛光的作用之下,由于化学机械抛光液对多晶硅的蚀刻能力更强,因而多晶硅被优先蚀刻去除,从而粗糙的多晶硅表面的凸起部分被磨平。在本实施例中,化学机械抛光工艺采用碱性二氧化硅抛光液。
在本发明的一个实施例中,方法包括在使用化学机械抛光的工艺加工多晶硅表面之前,在多晶硅表面上沉积SiOx薄膜(图中未示出)。在多晶硅的表面沉积SiOx薄膜厚度例如约为800~120埃,优选90~110埃。可选地,可以通过氧化法在P-Si上形成SiOx,这种方法方便,工艺成熟,并且可以在干燥期间通过调整温度和时间实现氧化处理,便于工艺设计。可选地,可以选用化学气相沉积(CVD)的方法沉积SiOx薄膜。优选地,使用等离子体增强化学气相沉积(PECVD)的方法沉积SiOx薄膜。本领域技术人员应该理解,可以采用其他熟知的薄膜沉积或外延方法在多晶硅表面形成SiOx薄膜。优选使用等离子体增强化学气相沉积(PECVD)的方法是因为在实际生产过程中,该方法效率和成本控制相对较好。
采用SiOx薄膜进行化学机械抛光的过程与采用SiNx薄膜20的化学机械抛光的过程类似,其具体过程不再赘述。
在本发明的其他实施例中,可以在P-Si(多晶硅)10上形成其他硅的化合物,甚至其他材料,只要这种材料在使用抛光液抛光的时候,抛光液处理多晶硅的速率更大一些即可。在使用抛光液抛光的过程中,由于抛光液对多晶硅和覆盖在多晶硅上的材料的刻蚀作用差异,当覆盖在多晶硅上的材料被部分去除时,部分多晶硅暴露出来,即,此时多晶硅10和覆盖多晶硅的材料同时暴露出来,多晶硅10会被更快地去除,最后覆盖多晶硅的材料也被去除,停止抛光,由此降低多晶硅表面10的粗糙度。
根据本发明的实施例的方法,可以对多晶硅表面预处理。即,在沉积例如SiNx20薄膜之前,清洗多晶硅表面10。可以采用去离子水清洗多晶硅表面,也可以采用有机溶剂清洗多晶硅表面。例如,采用喷射去离子水清洗多晶硅表面,或采用喷射有机溶剂清洗多晶硅表面。
根据本发明的一个实施例的方法包括在多晶硅表面沉积例如SiNx薄膜的材料薄膜,随后,抛光沉积有例如SiNx薄膜的材料薄膜20的多晶硅表面10。如图3中,对覆盖有例如SiNx薄膜的材料薄膜20的P-Si10进行抛光得到图中第三行的抛光后的覆盖有例如SiNx薄膜的材料薄膜的P-Si10。在根据本发明的一个实施例中,所述方法使用化学机械研磨处理多晶硅表面,即使用化学机械研磨的方法,同时在处理多晶硅表面的同时使用碱性多晶硅研磨液。在此抛光过程中,尤其参照附图4,SiNx20和部分多晶硅10同时暴露于抛光液,SiNx20和部分多晶硅10与抛光液发生化学反应,化学反应方程式为:Si+H2O+2OH-=>SiO3 2-+2H2。根据本发明的实施例的方法,利用碱与硅的化学腐蚀反应生成可溶性硅酸盐,再通过细小柔软、比表面积大、带有负电荷的SiO2胶粒的吸附作用及其与抛光垫和多晶硅表面间的机械摩擦作用,及时除去反应产物,去除表面凸起的SiNx和一部分Si,如图所示,得到图3中最后一行的处理后的P-Si。在一个优选的实施例中,化学机械抛光的碱性二氧化硅抛光液可以是超细固体粒子研磨剂(如纳米SiO2、Al2O3粒子等)、表面活性剂、稳定剂、氧化剂等组成,固体粒子提供研磨作用,化学氧化剂提供腐蚀溶解作用,研磨速率例如为30~100A/min,研磨时间例如为20s~60s。在本发明的其他的实施例中,研磨剂、研磨时间、研磨速率可以是其他组合。
根据本发明的一个实施例的方法可以还包括使用蚀刻溶液湿法刻蚀多晶硅表面。使用蚀刻溶液湿法刻蚀多晶硅表面可以去除表面的SiNx。使用蚀刻溶液湿法刻蚀多晶硅表面还可以去除化学机械研磨处理过程产生的残留在多晶硅表面上的颗粒。
使用蚀刻溶液湿法刻蚀SiNx20或SiOx(图中未示出)是有利的,由于使用湿法刻蚀不要求真空,因而工艺易于实现,并且使用蚀刻溶液相对便宜,成本较低。
由此,通过使用根据本发明的实施例的方法加工多晶硅,加工后的多晶硅表面的粗糙度可以达到<6nm的水准,比现有技术中加工后的多晶硅表面的粗糙度大大降低。图2示出使用本发明的实施例的方法处理后的多晶硅表面。
进一步,在本发明的一个实施例中,在湿法刻蚀例如SiNx的材料薄膜去除表面沉积的薄膜材料的步骤中,使用超声波震荡,以便通过超声波提供能量,加速表层化合物剥离。
更进一步,所述超声波频率在50kHz至120kHz范围内,该超高频对多晶硅损伤极小,适用于制造半导体器件。
本发明的实施例在抛光多晶硅表面之前在多晶硅表面沉积例如SiNx薄膜的材料薄膜是有利的,由于沉积的例如SiNx薄膜20的材料薄膜,使得由于碱性多晶硅抛光液对多晶硅10的研磨选择比比例如SiNx20或材料薄膜中的材料大,有利于研磨掉表面凸起的多晶硅10。需要说明的是,进行化学机械抛光的工艺时,抛光液可以根据材料薄膜以及多晶硅10进行选择,以满足合适的选择比,使得多晶硅10优选被刻蚀即可。
在本发明的一个实施例中,可以对形成有器件的基板中的多晶硅进行加工。在加工多晶硅表面之前使用掩膜覆盖多晶硅以外的区域,掩膜的选择要求是在随后的抛光和湿法蚀刻过程中,掩膜不会被去除,从而对多晶硅的处理不会影响基板上的其他器件或部件。
在多晶硅表面的粗糙度达到预定要求后,使用相应合适的湿法刻蚀去掉掩膜。
在本公开的说明书中,多晶硅表面既可以表示不包含任何其他材料或膜的多晶硅,也可以表示已经被处理的多晶硅表面或已经沉积膜的多晶硅表面。
尽管已经参考本发明的典型实施例,具体示出和描述了本发明,但本领域普通技术人员应当理解,在不脱离所附权利要求所限定的本发明的精神和范围的情况下,可以对这些实施例进行形式和细节上的多种改变。
Claims (14)
1.一种加工多晶硅表面的方法,包括:
在多晶硅表面上沉积材料薄膜;
使用化学机械抛光工艺加工沉积了材料薄膜的多晶硅表面;
其中,所述材料薄膜选择为使得在抛光过程中多晶硅优先被去除。
2.根据权利要求1所述的方法,其中使用化学机械抛光工艺加工沉积了材料薄膜的多晶硅表面的过程包括去除材料薄膜的第一阶段和同时去除材料薄膜和多晶硅的第二阶段,其中在第二阶段,多晶硅优先被去除。
3.根据权利要求1所述的方法,其中使用采用碱性二氧化硅抛光液的化学机械抛光的工艺加工沉积有材料薄膜的多晶硅表面。
4.根据权利要求1所述的方法,所述材料薄膜为SiNx薄膜。
5.根据权利要求1所述的方法,所述材料薄膜为SiOx薄膜。
6.根据权利要求4所述的方法,其中在多晶硅表面上沉积的SiNx薄膜厚度为80~120埃。
7.根据权利要求6所述的方法,其中在多晶硅表面上沉积的SiNx薄膜厚度为100埃。
8.根据权利要求1所述的方法,其中在使用化学机械抛光的工艺加工多晶硅表面之后使用蚀刻溶液湿法刻蚀多晶硅表面。
9.根据权利要求8所述的方法,在使用蚀刻溶液湿法刻蚀多晶硅表面的同时,使用超声波震荡,所述超声波频率在50kHz至120kHz范围内。
10.根据权利要求4所述的方法,使用等离子体增强化学气相沉积(PECVD)的方法沉积SiNx薄膜。
11.根据权利要求5所述的方法,使用氧化法形成SiOx薄膜或等离子体增强化学气相沉积(PECVD)的方法沉积SiOx薄膜。
12.根据权利要求1所述的方法,包括在沉积材料薄膜之前清洗多晶硅表面的预处理步骤。
13.一种加工基板表面的方法,基板包括多晶硅区域和非多晶硅区域,所述方法包括:
在基板表面形成掩膜覆盖非多晶硅区域;
使用如前述权利要求中任一项的方法加工多晶硅区域。
14.根据权利要求13所述的加工基板表面的方法,还包括去除基板表面上形成的掩膜。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201510604497.2A CN105161413B (zh) | 2015-09-21 | 2015-09-21 | 加工多晶硅表面的方法以及加工基板表面的方法 |
US15/321,537 US10446410B2 (en) | 2015-09-21 | 2016-03-07 | Method of processing surface of polysilicon and method of processing surface of substrate assembly |
PCT/CN2016/075783 WO2017049881A1 (zh) | 2015-09-21 | 2016-03-07 | 加工多晶硅表面的方法以及加工基板表面的方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201510604497.2A CN105161413B (zh) | 2015-09-21 | 2015-09-21 | 加工多晶硅表面的方法以及加工基板表面的方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN105161413A true CN105161413A (zh) | 2015-12-16 |
CN105161413B CN105161413B (zh) | 2018-07-17 |
Family
ID=54802232
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201510604497.2A Active CN105161413B (zh) | 2015-09-21 | 2015-09-21 | 加工多晶硅表面的方法以及加工基板表面的方法 |
Country Status (3)
Country | Link |
---|---|
US (1) | US10446410B2 (zh) |
CN (1) | CN105161413B (zh) |
WO (1) | WO2017049881A1 (zh) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2017049881A1 (zh) * | 2015-09-21 | 2017-03-30 | 京东方科技集团股份有限公司 | 加工多晶硅表面的方法以及加工基板表面的方法 |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20010024879A1 (en) * | 2000-03-13 | 2001-09-27 | Kim Jung-Yup | Method for planarizing a semiconductor device using ceria-based slurry |
CN101578230A (zh) * | 2007-01-22 | 2009-11-11 | 硅绝缘体技术有限公司 | 形成并控制粗糙界面的方法 |
CN102412140A (zh) * | 2010-09-17 | 2012-04-11 | 台湾积体电路制造股份有限公司 | 半导体平坦化中降低非均匀性 |
CN102737978A (zh) * | 2011-04-06 | 2012-10-17 | 南亚科技股份有限公司 | 晶片平坦化方法 |
US20140162455A1 (en) * | 2012-12-12 | 2014-06-12 | Micron Technology, Inc. | Method of forming a planar surface for a semiconductor device structure, and related methods of forming a semiconductor device structure |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE19526691A1 (de) * | 1995-07-21 | 1997-01-23 | Bosch Gmbh Robert | Verfahren zur Herstellung von Beschleunigungssensoren |
US6391067B2 (en) * | 1997-02-04 | 2002-05-21 | Canon Kabushiki Kaisha | Wafer processing apparatus and method, wafer convey robot, semiconductor substrate fabrication method, and semiconductor fabrication apparatus |
US6749687B1 (en) * | 1998-01-09 | 2004-06-15 | Asm America, Inc. | In situ growth of oxide and silicon layers |
US6559040B1 (en) * | 1999-10-20 | 2003-05-06 | Taiwan Semiconductor Manufacturing Company | Process for polishing the top surface of a polysilicon gate |
US6498106B1 (en) * | 2001-04-30 | 2002-12-24 | Taiwan Semiconductor Manufacturing Company | Prevention of defects formed in photoresist during wet etching |
US6740588B1 (en) * | 2002-03-29 | 2004-05-25 | Silicon Magnetic Systems | Smooth metal semiconductor surface and method for making the same |
KR100611064B1 (ko) * | 2004-07-15 | 2006-08-10 | 삼성전자주식회사 | 화학 기계적 연마 공정용 슬러리 조성물, 상기 슬러리조성물을 이용한 화학 기계적 연마 방법 및 상기 방법을이용한 게이트 패턴의 형성 방법 |
CN101492592B (zh) | 2008-01-25 | 2014-01-29 | 安集微电子(上海)有限公司 | 一种化学机械抛光液 |
CN105161413B (zh) | 2015-09-21 | 2018-07-17 | 京东方科技集团股份有限公司 | 加工多晶硅表面的方法以及加工基板表面的方法 |
-
2015
- 2015-09-21 CN CN201510604497.2A patent/CN105161413B/zh active Active
-
2016
- 2016-03-07 US US15/321,537 patent/US10446410B2/en active Active
- 2016-03-07 WO PCT/CN2016/075783 patent/WO2017049881A1/zh active Application Filing
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20010024879A1 (en) * | 2000-03-13 | 2001-09-27 | Kim Jung-Yup | Method for planarizing a semiconductor device using ceria-based slurry |
CN101578230A (zh) * | 2007-01-22 | 2009-11-11 | 硅绝缘体技术有限公司 | 形成并控制粗糙界面的方法 |
CN102412140A (zh) * | 2010-09-17 | 2012-04-11 | 台湾积体电路制造股份有限公司 | 半导体平坦化中降低非均匀性 |
CN102737978A (zh) * | 2011-04-06 | 2012-10-17 | 南亚科技股份有限公司 | 晶片平坦化方法 |
US20140162455A1 (en) * | 2012-12-12 | 2014-06-12 | Micron Technology, Inc. | Method of forming a planar surface for a semiconductor device structure, and related methods of forming a semiconductor device structure |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2017049881A1 (zh) * | 2015-09-21 | 2017-03-30 | 京东方科技集团股份有限公司 | 加工多晶硅表面的方法以及加工基板表面的方法 |
US10446410B2 (en) | 2015-09-21 | 2019-10-15 | Boe Technology Group Co., Ltd. | Method of processing surface of polysilicon and method of processing surface of substrate assembly |
Also Published As
Publication number | Publication date |
---|---|
WO2017049881A1 (zh) | 2017-03-30 |
US20170271171A1 (en) | 2017-09-21 |
US10446410B2 (en) | 2019-10-15 |
CN105161413B (zh) | 2018-07-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8617962B2 (en) | Method for finishing a substrate of the semiconductor-on-insulator type | |
US7449413B1 (en) | Method for effectively removing polysilicon nodule defects | |
US20090140418A1 (en) | Method for integrating porous low-k dielectric layers | |
CN109712926B (zh) | 一种半导体器件的制造方法 | |
CN103824764A (zh) | 一种沟槽型mos器件中沟槽栅的制备方法 | |
CN101719468B (zh) | 一种可减小侧墙坡度的氧化层制造方法 | |
US8455362B2 (en) | Chemical mechanical polishing method | |
JPH11340317A (ja) | 分離構造形成方法 | |
CN104810319A (zh) | 晶圆键合的方法 | |
CN105161413A (zh) | 加工多晶硅表面的方法以及加工基板表面的方法 | |
CN111354675B (zh) | 浅沟槽隔离结构的形成方法及浅沟槽隔离结构 | |
CN102437047B (zh) | 一种sti结构cmp方法以及sti结构制作方法 | |
JP2008021704A (ja) | 半導体装置の製造方法 | |
US8716102B2 (en) | Methods of forming isolation structures for semiconductor devices by performing a dry chemical removal process | |
CN112563190A (zh) | 一种浅沟槽隔离结构的形成方法 | |
KR100772678B1 (ko) | 반도체 소자의 소자분리막 제조 방법 | |
CN105097425A (zh) | 一种化学机械研磨的方法 | |
CN103545243B (zh) | 一种浅沟槽隔离结构的形成方法 | |
CN104979204A (zh) | 鳍式场效应晶体管的形成方法 | |
CN105097491A (zh) | 一种基于氮氧化硅抗反射层的化学机械平坦化工艺 | |
US20240087907A1 (en) | Methods for planarizing a substrate using a combined wet etch and chemical mechanical polishing (cmp) process | |
CN104299938A (zh) | 浅沟槽隔离结构的形成方法 | |
CN105304554B (zh) | 互连结构的形成方法 | |
JP5835890B2 (ja) | 素子間分離層の形成方法 | |
CN109300787B (zh) | 回收碳面极性碳化硅衬底的方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |