CN104835799A - 导线架结构、四方平面无引脚封装及形成导线架结构方法 - Google Patents
导线架结构、四方平面无引脚封装及形成导线架结构方法 Download PDFInfo
- Publication number
- CN104835799A CN104835799A CN201510063591.1A CN201510063591A CN104835799A CN 104835799 A CN104835799 A CN 104835799A CN 201510063591 A CN201510063591 A CN 201510063591A CN 104835799 A CN104835799 A CN 104835799A
- Authority
- CN
- China
- Prior art keywords
- pedestal
- frame structure
- end points
- metal layer
- conducting wire
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 22
- 239000002184 metal Substances 0.000 claims abstract description 77
- 239000004065 semiconductor Substances 0.000 claims abstract description 19
- NJPPVKZQTLUDBO-UHFFFAOYSA-N novaluron Chemical compound C1=C(Cl)C(OC(F)(F)C(OC(F)(F)F)F)=CC=C1NC(=O)NC(=O)C1=C(F)C=CC=C1F NJPPVKZQTLUDBO-UHFFFAOYSA-N 0.000 claims description 64
- 230000002093 peripheral effect Effects 0.000 claims description 21
- 238000005538 encapsulation Methods 0.000 claims description 20
- 238000004080 punching Methods 0.000 claims description 7
- 238000000576 coating method Methods 0.000 claims description 5
- 238000005530 etching Methods 0.000 claims description 5
- 230000015572 biosynthetic process Effects 0.000 claims description 4
- 238000007747 plating Methods 0.000 abstract 1
- 239000000463 material Substances 0.000 description 16
- 238000010586 diagram Methods 0.000 description 8
- 238000000059 patterning Methods 0.000 description 3
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000007711 solidification Methods 0.000 description 1
- 230000008023 solidification Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4821—Flat leads, e.g. lead frames with or without insulating supports
- H01L21/4828—Etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4821—Flat leads, e.g. lead frames with or without insulating supports
- H01L21/4842—Mechanical treatment, e.g. punching, cutting, deforming, cold welding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49548—Cross section geometry
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49579—Lead-frames or other flat leads characterised by the materials of the lead frames or layers thereon
- H01L23/49582—Metallic layers on lead frames
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48257—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a die pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
- H01L2924/183—Connection portion, e.g. seal
- H01L2924/18301—Connection portion, e.g. seal being an anchoring portion, i.e. mechanical interlocking between the encapsulation resin and another package part
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49204—Contact or terminal manufacturing
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Geometry (AREA)
- Lead Frames For Integrated Circuits (AREA)
Abstract
用于四方平面无引脚(quad flat no-lead,QFN)封装的导线架结构包括一基座,多个端点以及一第一金属层。该基座具有一中心区域用以承载一半导体芯片,以及一***区域围绕该中心区域。该多个端点是环绕该基座设置。该第一金属层具有一第一部分形成于该基座的***区域上,以及一第二部分形成于该多个端点上。其中该基座及该多个端点是由一冲压工艺所形成,且该第一金属层是在该冲压工艺之前由一镀膜工艺所形成。
Description
技术领域
本发明相关于一种导线架结构,尤指一种用于四方平面无引脚封装的导线架结构。
背景技术
请参考图1,图1是公知形成导线架结构的方法的流程图100。如图1所示,一导线架的各个元件首先在步骤110中形成。在步骤120中,对导线架的部分区域进行半蚀刻,以减少部分区域的厚度。之后,在步骤130中,一金属层被镀膜于导线架上以加强电性连接。
请参考图2,并一并参考图1。图2是公知导线架结构20的剖面图。如图2所示,由于金属层230是在形成导线架200的元件210、220后被镀膜于导线架200上,部分残留金属材料240有可能会存在于导线架200的元件210、220的侧壁上,造成封装材料容易随着残留金属材料240从导线架200的金属层230剥离,使得湿气容易从剥离部分的缝隙入侵至封装中,进而降低电性可靠度。因此,在导线架结构20被封装之后,导线架结构20会因残留金属材料240而无法稳固地和封装材料接合。由此可得知,当公知导线架结构20应用于四方平面无引脚封装时具有较差的封装品质和可靠度。
发明内容
本发明提供一种导线架结构,适用于四方平面无引脚封装,包括一基座,多个端点以及一第一金属层。该基座具有一中心区域用以承载一半导体芯片,以及一***区域围绕该中心区域。该多个端点是环绕该基座设置。该第一金属层具有一第一部分形成于该基座的***区域上,以及一第二部分形成于该多个端点上。其中该基座及该多个端点是由一冲压工艺所形成,且该第一金属层是在该冲压工艺之前由一镀膜工艺所形成。另包括:多个连接条,设置于该基座及该多个端点之间;以及其中该第一金属层,另具有一第三部分形成于该多个连接条上。另包括:多个凸块,其高度高于该基座及该多个端点,用以支撑一封装模具。该第一金属层的第一部分是连续地形成于该***区域上以环绕该中心区域。该第一金属层的第一部分是不连续地形成于该***区域上以环绕该中心区域。
本发明另提供一种四方平面无引脚封装,包括一导线架结构,一半导体芯片以及一封装单元。该导线架结构包括一基座,多个端点以及一第一金属层。该基座具有一中心区域用以承载一半导体芯片,以及一***区域围绕该中心区域。该多个端点是环绕该基座设置。该第一金属层具有一第一部分形成于该基座的***区域上,以及一第二部分形成于该多个端点上。该半导体芯片是通过一贴附层接合于该基座的中心区域,且电连接于该第一金属层的第一部分及该第一金属层的第二部分。该封装单元是用以封装该半导体芯片。其中该基座及该多个端点是由一冲压工艺所形成,且该第一金属层是在该冲压工艺之前由一镀膜工艺所形成。该封装单元的下表面是对齐于该导线架结构的背面。该导线架结构另包括:多个连接条,设置于该基座及该多个端点之间;以及其中该第一金属层,另具有一第三部分形成于该多个连接条上。该导线架结构另包括:多个凸块,其高度高于该基座及该多个端点,用以支撑一封装模具;其中该封装单元的上表面是对齐于该多个凸块的上表面。另包括:一第二金属层,用以覆盖该基座的背面,且覆盖该多个端点的背面及侧壁。本发明另提供一种形成导线架结构的方法,包括提供一金属板;于该金属板的正面形成一图案化金属层;以及于形成该图案化金属层后,冲压该金属板以形成一基座和多个端点;其中该基座形成有一中心区域用以承载一半导体芯片,以及一***区域围绕该中心区域,且该多个端点是形成于该基座周围;以及其中该图案化金属层具有一第一部分形成于该基座的***区域上,以及一第二部分形成于该多个端点上。于冲压该金属板之前,对该金属板的背面进行半蚀刻。多个连接条是于冲压该金属板时进一步形成,并设置于该基座及该多个端点之间,且该图案化金属层另具有一第三部分形成于该多个连接条上。本发明的有益效果为:
相较于先前技术,由于本发明导线架结构的图案化金属层是在形成基座和端点的冲压工艺之前所形成,基座和端点的侧壁将不会有残留金属材料存在,所以图案化金属层可以稳固地固定在金属板的正面,且导线架结构和封装材料之间可以具有较强的接合力。因此包括本发明导线架结构的四方平面无引脚封装可以具有较佳的封装品质、电性连接及可靠度。
附图说明
图1是公知形成导线架结构的方法的流程图;
图2是公知导线架结构的剖面图;
图3是本发明导线架结构的第一实施例的形成过程的示意图;
图4是本发明导线架结构的第一实施例的俯视图;
图5是四方平面无引脚(quad flat no-lead,QFN)封装包括本发明导线架结构的第一实施例的示意图;
图6是第5图封装单元的形成过程的示意图;
图7是本发明导线架结构的第二实施例的形成过程的示意图;
图8是本发明导线架结构的第二实施例的俯视图;
图9是本发明形成导线架结构的方法的流程图。
附图标记说明:
100、流程图
110至130、步骤
20、导线架结构
200、导线架
210、导线架元件
220、导线架元件
230、金属层
240、残留金属材料
30、导线架结构
310、基座
312、中心区域
314、***区域
320、端点
330、金属层
330a、金属层的第一部分
330b、金属层的第二部分
330c、金属层的第三部分
340、凸块
350、连接条
360、外框
400、封装模具
50、四方平面无引脚封装
510、半导体芯片
520、封装单元
530、金属层
70、导线架结构
900、流程图
910至940、步骤
P、金属板
M、图案化遮罩
具体实施方式
请同时参考图3及图4,图3是本发明导线架结构的第一实施例的形成过程的示意图,图4是本发明导线架结构30的第一实施例的俯视图。如图3所示,一图案化遮罩M被置放于一金属板P上,以使图案相反于该图案化遮罩M的一金属层330形成于金属板P的正面。金属层330可以是由一镀膜工艺所形成。之后,对金属板P的背面进行半蚀刻以使金属板P的部分厚度减少。最后,金属板P经过一冲压工艺以形成一基座310以及多个端点320。如图4所示,基座310具有一中心区域312用以承载一半导体芯片,以及一***区域314围绕中心区域312。多个端点320是环绕基座310设置。金属层330具有一第一部分330a形成于基座310的***区域314上,以及一第二部分330b形成于多个端点320上。
金属层330的第一部分330a可以用来作为电极以提供一预定电压。在本实施例中金属层330的第一部分330a是连续地形成于***区域314上以环绕中心区域312。但在本发明其他实施例中,金属层330的第一部分330a亦可以不连续地形成于***区域314上以环绕中心区域312。
另一方面,基座310和多个端点320是连接于一外框360(外框360之后会被切除),以将基座310和多个端点320支撑于同一平面上。
依据上述配置,由于金属层是在形成基座310和多个端点320的冲压工艺之前所形成,基座310和多个端点320的侧壁将不会有残留金属材料存在。因此,金属层的第一部分330a和第二部分330b可以稳固地分别固定在基座310和多个端点320的正面,且导线架结构30和封装材料之间可以具有较强的接合力。
请参考图5,图5是四方平面无引脚(quad flat no-lead,QFN)封装50包括本发明导线架结构30的第一实施例的示意图。如图5所示,四方平面无引脚封装50包括导线架结构30,一半导体芯片510以及一封装单元520。半导体芯片510是通过一贴附层接合于基座310的中心区域312,且经由导线电连接于金属层的第一部分330a及金属层的第二部分330b。封装单元520是由封装材料形成,用以封装半导体芯片510。封装单元520的下表面是对齐于导线架结构30的背面。本发明四方平面无引脚封装50可包括另一金属层530,用以覆盖基座310的背面,且覆盖多个端点320的背面及侧壁。金属层530可以覆盖基座310及端点320以避免基座310及端点320被氧化。另外,当四方平面无引脚封装50安装于一电路板上时,金属层530亦可以提供较大的接触面积,以得到较佳的电连接品质和可靠度。
请参考图6,图6是在图5中封装单元520的形成过程的示意图。如图6所示,导线架结构30可另包括多个凸块340,其高度高于基座310及多个端点320。凸块340可用以支撑一封装模具400。当封装模具400置放于凸块340上之后,封装材料可以注入以封装半导体芯片510。当封装材料固化后即形成封装单元520。依据上述配置,封装单元520的上表面是对齐于多个凸块340的上表面,也就是说,封装单元520的高度是由凸块340所决定。
请同时参考图7及图8,图7是本发明导线架结构70的第二实施例的形成过程的示意图,图8是本发明导线架结构70的第二实施例的俯视图。相异于本发明第一实施,当对金属板P进行冲压工艺时,多个连接条350进一步形成于基座310及多个端点320之间。另外,金属层330另具有一第三部分330c形成于多个连接条350上。金属层的第三部分330c可以用来作为电极以提供另一预定电压。
另一方面,基座310、多个端点320及多个连接条350是连接于一外框360(外框360之后会被切除),以将基座310、多个端点320及多个连接条350支撑于同一平面上。
相似于图5,导线架结构70亦可以采用一封装材料,并被另一金属层覆盖以形成一四方平面无引脚封装。
再者,导线架结构70可另包括多个凸块,其高度高于基座310、多个端点320及多个连接条350,用以支撑一封装模具。
请参考图9,图9为本发明形成导线架结构的方法的流程图900。本发明形成导线架结构的方法的流程如下列步骤:
步骤910:提供一金属板;
步骤920:于该金属板的正面形成一图案化金属层;
步骤930:对该金属板的背面进行半蚀刻;及
步骤940:冲压该金属板以形成一基座和多个端点。
相较于先前技术,由于本发明导线架结构的图案化金属层是在形成基座和端点的冲压工艺之前所形成,基座和端点的侧壁将不会有残留金属材料存在,所以图案化金属层可以稳固地固定在金属板的正面,且导线架结构和封装材料之间可以具有较强的接合力。因此包括本发明导线架结构的四方平面无引脚封装可以具有较佳的封装品质、电性连接及可靠度。
以上所述仅为本发明的优选实施例而已,并不用于限制本发明,对于本领域的技术人员来说,本发明可以有各种更改和变化。凡在本发明的精神和原则之内,所作的任何修改、等同替换、改进等,均应包含在本发明的保护范围之内。
Claims (13)
1.一种导线架结构,适用于四方平面无引脚封装,其特征在于,包括:
一基座,具有一中心区域用以承载一半导体芯片,以及一***区域围绕该中心区域;
多个端点,环绕该基座设置;以及
一第一金属层,具有一第一部分形成于该基座的***区域上,以及一第二部分形成于该多个端点上;
其中该基座及该多个端点是由一冲压工艺所形成,且该第一金属层是在该冲压工艺之前由一镀膜工艺所形成。
2.根据权利要求1所述的导线架结构,其特征在于,另包括:
多个连接条,设置于该基座及该多个端点之间;以及
其中该第一金属层,另具有一第三部分形成于该多个连接条上。
3.根据权利要求1所述的导线架结构,其特征在于,另包括:
多个凸块,其高度高于该基座及该多个端点,用以支撑一封装模具。
4.根据权利要求1所述的导线架结构,其特征在于,该第一金属层的第一部分是连续地形成于该***区域上以环绕该中心区域。
5.根据权利要求1所述的导线架结构,其特征在于,该第一金属层的第一部分是不连续地形成于该***区域上以环绕该中心区域。
6.一种四方平面无引脚封装,其特征在于,包括:
一导线架结构,一半导体芯片以及一封装单元;
该导线架结构包括:
一基座,具有一中心区域用以承载一半导体芯片,以及一***区域围绕该中心区域;
多个端点,环绕该基座设置;
一第一金属层,具有一第一部分形成于该基座的***区域上,以及一第二部分形成于该多个端点上;
该半导体芯片接合于该基座的中心区域,且电连接于该第一金属层的第一部分及该第一金属层的第二部分;以及
该封装单元用以封装该半导体芯片;
其中该基座及该多个端点是由一冲压工艺所形成,且该第一金属层是在该冲压工艺之前由一镀膜工艺所形成。
7.根据权利要求6所述的四方平面无引脚封装,其特征在于,该封装单元的下表面是对齐于该导线架结构的背面。
8.根据权利要求6所述的四方平面无引脚封装,其特征在于,该导线架结构另包括:
多个连接条,设置于该基座及该多个端点之间;以及
其中该第一金属层,另具有一第三部分形成于该多个连接条上。
9.根据权利要求6所述的四方平面无引脚封装,其特征在于,该导线架结构另包括:
多个凸块,其高度高于该基座及该多个端点,用以支撑一封装模具;
其中该封装单元的上表面是对齐于该多个凸块的上表面。
10.根据权利要求6所述的四方平面无引脚封装,其特征在于,另包括:
一第二金属层,用以覆盖该基座的背面,且覆盖该多个端点的背面及侧壁。
11.一种形成导线架结构的方法,其特征在于,包括:
提供一金属板;
于该金属板的正面形成一图案化金属层;以及
于形成该图案化金属层后,冲压该金属板以形成一基座和多个端点;
其中该基座形成有一中心区域用以承载一半导体芯片,以及一***区域围绕该中心区域,且该多个端点是形成于该基座周围;以及
其中该图案化金属层具有一第一部分形成于该基座的***区域上,以及一第二部分形成于该多个端点上。
12.根据权利要求11所述的方法,其特征在于,另包括:
于冲压该金属板之前,对该金属板的背面进行半蚀刻。
13.根据权利要求11所述的方法,其特征在于,多个连接条是于冲压该金属板时进一步形成,并设置于该基座及该多个端点之间,且该图案化金属层另具有一第三部分形成于该多个连接条上。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14176022 | 2014-02-07 | ||
US14/176,022 | 2014-02-07 | ||
US14/176,022 US9607933B2 (en) | 2014-02-07 | 2014-02-07 | Lead frame structure for quad flat no-lead package, quad flat no-lead package and method for forming the lead frame structure |
Publications (2)
Publication Number | Publication Date |
---|---|
CN104835799A true CN104835799A (zh) | 2015-08-12 |
CN104835799B CN104835799B (zh) | 2019-01-15 |
Family
ID=53775576
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201510063591.1A Active CN104835799B (zh) | 2014-02-07 | 2015-02-06 | 导线架结构、四方平面无引脚封装及形成导线架结构方法 |
Country Status (3)
Country | Link |
---|---|
US (1) | US9607933B2 (zh) |
CN (1) | CN104835799B (zh) |
TW (1) | TWI642160B (zh) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9406642B1 (en) * | 2014-03-11 | 2016-08-02 | Stats Chippac Ltd. | Integrated circuit packaging system with insulated trace and method of manufacture thereof |
US9564389B2 (en) * | 2014-03-18 | 2017-02-07 | Infineon Technologies Americas Corp. | Semiconductor package with integrated die paddles for power stage |
US20160141232A1 (en) * | 2014-11-19 | 2016-05-19 | Cambridge Silicon Radio Limited | Integrated circuit package |
US9779940B2 (en) * | 2015-07-01 | 2017-10-03 | Zhuahai Advanced Chip Carriers & Electronic Substrate Solutions Technologies Co. Ltd. | Chip package |
US9589920B2 (en) * | 2015-07-01 | 2017-03-07 | Zhuhai Advanced Chip Carriers & Electronic Substrate Solutions Technologies Co. Ltd. | Chip package |
JP6327732B1 (ja) * | 2017-06-22 | 2018-05-23 | 大口マテリアル株式会社 | リードフレーム及びその製造方法 |
JP6938326B2 (ja) * | 2017-10-17 | 2021-09-22 | 大口マテリアル株式会社 | リードフレーム及びその製造方法 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5167794A (en) * | 1990-04-16 | 1992-12-01 | Mitsubishi Denki Kabushiki Kaisha | Method for producing lead frame material |
US20020047186A1 (en) * | 2000-07-13 | 2002-04-25 | Tellkamp John P. | Semiconductor leadframes comprising silver plating |
CN1820368A (zh) * | 2003-08-29 | 2006-08-16 | 株式会社瑞萨科技 | 引线框架及其制造方法 |
CN101241863A (zh) * | 2007-02-08 | 2008-08-13 | 百慕达南茂科技股份有限公司 | 芯片封装结构及其制作方法 |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2989406B2 (ja) * | 1993-01-29 | 1999-12-13 | シャープ株式会社 | 半導体装置用プリプレーテッドフレーム及びその製造方法 |
DE19808986A1 (de) * | 1998-03-03 | 1999-09-09 | Siemens Ag | Halbleiterbauelement mit mehreren Halbleiterchips |
US6087714A (en) * | 1998-04-27 | 2000-07-11 | Matsushita Electric Industrial Co., Ltd. | Semiconductor devices having tin-based solder film containing no lead and process for producing the devices |
JP2001185670A (ja) * | 1999-12-10 | 2001-07-06 | Texas Instr Inc <Ti> | リードフレームとその製法 |
US7042068B2 (en) * | 2000-04-27 | 2006-05-09 | Amkor Technology, Inc. | Leadframe and semiconductor package made using the leadframe |
JP3895570B2 (ja) * | 2000-12-28 | 2007-03-22 | 株式会社ルネサステクノロジ | 半導体装置 |
US7732914B1 (en) * | 2002-09-03 | 2010-06-08 | Mclellan Neil | Cavity-type integrated circuit package |
US7122406B1 (en) * | 2004-01-02 | 2006-10-17 | Gem Services, Inc. | Semiconductor device package diepad having features formed by electroplating |
JP4670931B2 (ja) * | 2008-09-29 | 2011-04-13 | 住友金属鉱山株式会社 | リードフレーム |
US8389330B2 (en) * | 2010-06-24 | 2013-03-05 | Stats Chippac Ltd. | Integrated circuit package system with package stand-off and method of manufacture thereof |
US20120306031A1 (en) * | 2011-05-31 | 2012-12-06 | Freescale Semiconductor, Inc. | Semiconductor sensor device and method of packaging same |
US9230928B2 (en) * | 2011-09-12 | 2016-01-05 | Conexant Systems, Inc. | Spot plated leadframe and IC bond pad via array design for copper wire |
US9142491B2 (en) * | 2012-09-28 | 2015-09-22 | Conexant Systems, Inc. | Semiconductor package with corner pins |
JP6095997B2 (ja) * | 2013-02-13 | 2017-03-15 | エスアイアイ・セミコンダクタ株式会社 | 樹脂封止型半導体装置の製造方法 |
-
2014
- 2014-02-07 US US14/176,022 patent/US9607933B2/en active Active
-
2015
- 2015-02-06 TW TW104103980A patent/TWI642160B/zh active
- 2015-02-06 CN CN201510063591.1A patent/CN104835799B/zh active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5167794A (en) * | 1990-04-16 | 1992-12-01 | Mitsubishi Denki Kabushiki Kaisha | Method for producing lead frame material |
US20020047186A1 (en) * | 2000-07-13 | 2002-04-25 | Tellkamp John P. | Semiconductor leadframes comprising silver plating |
CN1820368A (zh) * | 2003-08-29 | 2006-08-16 | 株式会社瑞萨科技 | 引线框架及其制造方法 |
CN101241863A (zh) * | 2007-02-08 | 2008-08-13 | 百慕达南茂科技股份有限公司 | 芯片封装结构及其制作方法 |
Also Published As
Publication number | Publication date |
---|---|
TW201532233A (zh) | 2015-08-16 |
US9607933B2 (en) | 2017-03-28 |
CN104835799B (zh) | 2019-01-15 |
TWI642160B (zh) | 2018-11-21 |
US20150228561A1 (en) | 2015-08-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN104835799A (zh) | 导线架结构、四方平面无引脚封装及形成导线架结构方法 | |
CN102714201B (zh) | 半导体封装和方法 | |
US8884414B2 (en) | Integrated circuit module with dual leadframe | |
US8354739B2 (en) | Thin semiconductor package and method for manufacturing same | |
KR102330402B1 (ko) | 반도체 장치 및 그 제조 방법 | |
JP2002076228A (ja) | 樹脂封止型半導体装置 | |
TW200620496A (en) | Semiconductor package free of carrier and fabrication method thereof | |
WO2005050699A3 (en) | Method of forming a semiconductor package and structure thereof | |
JP2012517709A5 (zh) | ||
CN110289248A (zh) | 通过3d堆叠解决方案的qfn上的smd集成 | |
JP2010087221A5 (zh) | ||
WO2011049959A3 (en) | Methods and devices for manufacturing cantilever leads in a semiconductor package | |
JP2010199412A (ja) | 樹脂封止型半導体装置、多面付樹脂封止型半導体装置、リードフレーム、および樹脂封止型半導体装置の製造方法 | |
US20150201489A1 (en) | Circuit substrate and method of manufacturing same | |
SG140601A1 (en) | Wire sweep resistant semiconductor package and manufacturing method thereof | |
JP2018081979A5 (zh) | ||
CN206893609U (zh) | 芯片封装 | |
CN204375733U (zh) | 一种双引线框架 | |
CN103094128A (zh) | 一种Fan-out Panel Level BGA封装件的制作工艺 | |
CN203799822U (zh) | 一种薄型电感线圈之构造 | |
CN107086182B (zh) | 一种低成本的智能芯片载带以及制造方法 | |
CN208923119U (zh) | 一种功率半导体贴片封装结构 | |
CN201812808U (zh) | 带凸台的陶瓷封装基座 | |
CN110690191A (zh) | 一种双面芯片封装结构及封装方法 | |
US8836105B2 (en) | Semiconductor device package with cap element |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant | ||
TR01 | Transfer of patent right |
Effective date of registration: 20201223 Address after: No. 81, Section 5, Pudingli Road, East District, Xinzhu City, Taiwan, China Patentee after: KING YUAN ELECTRONICS Co.,Ltd. Address before: 118 Zhonghua Road, Zhunan Town, Miaoli County, Taiwan, China Patentee before: DAWNING LEADING TECHNOLOGY Inc. |
|
TR01 | Transfer of patent right |