CN104810457A - 一种基于镀钯铜线的led封装工艺 - Google Patents

一种基于镀钯铜线的led封装工艺 Download PDF

Info

Publication number
CN104810457A
CN104810457A CN201510147637.8A CN201510147637A CN104810457A CN 104810457 A CN104810457 A CN 104810457A CN 201510147637 A CN201510147637 A CN 201510147637A CN 104810457 A CN104810457 A CN 104810457A
Authority
CN
China
Prior art keywords
led
bonding
wire
copper cash
crystal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201510147637.8A
Other languages
English (en)
Inventor
徐龙飞
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Changzhi Hongyuan Photoelectric Technology Co Ltd
Original Assignee
Changzhi Hongyuan Photoelectric Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Changzhi Hongyuan Photoelectric Technology Co Ltd filed Critical Changzhi Hongyuan Photoelectric Technology Co Ltd
Priority to CN201510147637.8A priority Critical patent/CN104810457A/zh
Publication of CN104810457A publication Critical patent/CN104810457A/zh
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/005Processes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/62Arrangements for conducting electric current to or from the semiconductor body, e.g. lead-frames, wire-bonds or solder balls
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45147Copper (Cu) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/4554Coating
    • H01L2224/45565Single coating layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/4554Coating
    • H01L2224/45599Material
    • H01L2224/456Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45647Copper (Cu) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/4554Coating
    • H01L2224/45599Material
    • H01L2224/456Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45663Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/45664Palladium (Pd) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Electroplating Methods And Accessories (AREA)

Abstract

本发明属于LED封装领域,特别是公开一种基于镀钯铜线的LED封装工艺;该封装工艺制作的LED晶片反光性能好,不吸光而且相对于传统的金线价格便宜;1)原物料准备;2)固晶生产;3)固晶胶烘烤;4)焊线:用镀钯铜线在焊线机上将LED晶片的正负极与LED支架的正负极电性连接,所述镀钯铜线中单晶铜线纯度≥99.99%,镀钯铜线表面覆0.1-0.2为μm厚度防氧化钯金属层,镀钯铜线的直径为0.9mil,LED晶片与合金线的键合参数:焊接功率 40-70mw,焊接压力70-120gms,焊接时间10-20ms,键合区温度160-180℃;5)点胶:利用胶水将已经固晶、焊线完成的半成品封装;6)烘烤。

Description

一种基于镀钯铜线的LED封装工艺
技术领域
本发明属于LED封装领域,特别是涉及一种基于镀钯铜线的LED封装工艺。
背景技术
目前LED 封装焊线是利用超声波(60-120KHz)发生器使劈刀发生水平弹性振动,同时施加向下的压力。使得劈刀在这两种力作用下带动引线在焊区金属表面迅速摩擦,进而磨蚀掉表面氧化层,引线受能量作用发生塑性变形,在25ms内与键合区紧密接触成焊接。此外,还要外加热源,目的是激活材料的能级,促进两种金属的有效连接以及金属间化合物(IMC)的扩散和生长。
现有的LED封装工艺中,通常采用银线或金线作为焊线,由于银的导热率较高,容易形成长的热影响区,热影响区由于晶粒粗大,机械性能下降,拉力测试时候容易造成B点断裂。所有金属中银的导电性最好,金的导电率为银的76.7%,但银的化学稳定性不如金,易氧化、硫化,故工艺制程中要注意环境与操作时间控制。
发明内容
本发明克服现有技术存在的不足,解决了现有技术存在的问题,提供一种基于镀钯铜线的LED封装工艺流,该封装工艺制作的LED晶片反光性能好,不吸光而且相对于传统的金线价格便宜。
为了解决上述技术问题,本发明采用的技术方案为:一种基于镀钯铜线的LED封装工艺,按照以下步骤进行:
1)原物料准备:采用超声波清洗LED支架,并烘干,然后将固晶胶水解冻;
2)固晶生产:将LED晶片放置于涂有固晶胶的LED支架上;
3)固晶胶烘烤:将LED支架送入烘烤站中进行固晶胶烘烤,使LED晶片固定于LED支架上,固晶胶烘烤完成后进行推力测试;
4)焊线:用镀钯铜线在焊线机上将LED晶片的正负极与LED支架的正负极电性连接,所述镀钯铜线中单晶铜线纯度≥99.99%,镀钯铜线表面覆0.1-0.2为μm厚度防氧化钯金属层,镀钯铜线的直径为0.9mil,LED晶片与合金线的键合参数:焊接功率 40-70mw,焊接压力70-120gms,焊接时间10-20ms,键合区温度160-180℃,焊线后进行拉力测试;
5)点胶:利用胶水将已经固晶、焊线完成的半成品封装;
6)烘烤:让胶水冲锋固化,同时对LED晶片进行热老化。
优选的是,焊线时进行氮气保护。
本发明与现有技术相比具有以下有益效果:本发明采用的LED封装工艺利用镀钯铜线代替原有的金线,镀钯铜线价格便宜,是同等线径的金丝的10%左右,成本下降90%左右,而且通过采用合适的焊接参数制作完成后的LED晶片,反光性好,不吸光,亮度与使用金线相比可提高10%左右。
附图说明
下面结合附图对本发明做进一步详细的说明。
图1为拉力测试的示意图。
具体实施方式
实施例一
如图1所示,一种基于镀钯铜线的LED封装工艺,按照以下步骤进行:
1)原物料准备:采用超声波清洗LED支架,并烘干,然后将固晶胶水解冻;
2)固晶生产:将LED晶片放置于涂有固晶胶的LED支架上;
3)固晶胶烘烤:将LED支架送入烘烤站中进行固晶胶烘烤,使LED晶片固定于LED支架上,固晶胶烘烤完成后进行推力测试;
4)焊线:在氮气保护范围中用镀钯铜线在焊线机上将LED晶片的正负极与LED支架的正负极电性连接,所述镀钯铜线中单晶铜线纯度≥99.99%,镀钯铜线表面覆0.1-0.2为μm厚度防氧化钯金属层,镀钯铜线的直径为0.9mil,LED晶片与合金线的键合参数:焊接功率 40-50mw,焊接压力70-90gms,焊接时间10ms,键合区温度160-165℃,焊线后进行拉力测试;
选用的镀钯铜线进行拉力测试要求断B或C点≥8g;
5)点胶:利用胶水将已经固晶、焊线完成的半成品封装;
6)烘烤:让胶水冲锋固化,同时对LED晶片进行热老化。
由于铜的化学稳定性不如银,易氧化、易硫化,故选用表面镀钯铜线焊线时进行氮气保护,这样就能够有效防止镀钯铜线中的铜氧化、硫化,影响镀钯铜线的导电线和LED晶片的亮度。
实例二
一种基于镀钯铜线的LED封装工艺,按照以下步骤进行:
1)原物料准备:采用超声波清洗LED支架,并烘干,然后将固晶胶水解冻;
2)固晶生产:将LED晶片放置于涂有固晶胶的LED支架上;
3)固晶胶烘烤:将LED支架送入烘烤站中进行固晶胶烘烤,使LED晶片固定于LED支架上,固晶胶烘烤完成后进行推力测试;
4)焊线:用镀钯铜线在焊线机上将LED晶片的正负极与LED支架的正负极电性连接,所述镀钯铜线中单晶铜线纯度≥99.99%,镀钯铜线表面覆0.1-0.2为μm厚度防氧化钯金属层,镀钯铜线的直径为0.9mil,LED晶片与合金线的键合参数:焊接功率 50-60mw,焊接压力90-100gms,焊接时间15ms,键合区温度165-170℃,焊线后进行拉力测试;
选用的镀钯铜线进行拉力测试要求断B或C点≥8g;
5)点胶:利用胶水将已经固晶、焊线完成的半成品封装;
6)烘烤:让胶水冲锋固化,同时对LED晶片进行热老化。
实施例三
一种基于镀钯铜线的LED封装工艺,按照以下步骤进行:
1)原物料准备:采用超声波清洗LED支架,并烘干,然后将固晶胶水解冻;
2)固晶生产:将LED晶片放置于涂有固晶胶的LED支架上;
3)固晶胶烘烤:将LED支架送入烘烤站中进行固晶胶烘烤,使LED晶片固定于LED支架上,固晶胶烘烤完成后进行推力测试;
4)焊线:用镀钯铜线在焊线机上将LED晶片的正负极与LED支架的正负极电性连接,所述镀钯铜线中单晶铜线纯度≥99.99%,镀钯铜线表面覆0.1-0.2为μm厚度防氧化钯金属层,镀钯铜线的直径为0.9mil,LED晶片与合金线的键合参数:焊接功率 60-70mw,焊接压力100-120gms,焊接时间20ms,键合区温度170-180℃,焊线后进行拉力测试;
选用的镀钯铜线进行拉力测试要求断B或C点≥8g;
5)点胶:利用胶水将已经固晶、焊线完成的半成品封装;
6)烘烤:让胶水冲锋固化,同时对LED晶片进行热老化。
本发明可用其他的不违背本发明的精神或主要特征的具体形式来概述。因此,无论从哪一点来看,本发明的上述实施方案都只能认为是对本发明的说明而不能限制发明,权利要求书指出了本发明的范围,而上述的说明并未指出本发明的范围,因此,在与本发明的权利要求书相当的含义和范围内的任何变化,都应认为是包括在权利要求书的范围内。

Claims (2)

1.一种基于镀钯铜线的LED封装工艺,其特征在于,按照以下步骤进行:
1)原物料准备:采用超声波清洗LED支架,并烘干,然后将固晶胶水解冻;
2)固晶生产:将LED晶片放置于涂有固晶胶的LED支架上;
3)固晶胶烘烤:将LED支架送入烘烤站中进行固晶胶烘烤,使LED晶片固定于LED支架上;
4)焊线:用镀钯铜线在焊线机上将LED晶片的正负极与LED支架的正负极电性连接,所述镀钯铜线中单晶铜线纯度≥99.99%,镀钯铜线表面覆0.1-0.2为μm厚度防氧化钯金属层,镀钯铜线的直径为0.9mil,LED晶片与合金线的键合参数:焊接功率 40-70mw,焊接压力70-120gms,焊接时间10-20ms,键合区温度160-180℃;
5)点胶:利用胶水将已经固晶、焊线完成的半成品封装;
6)烘烤:让胶水冲锋固化,同时对LED晶片进行热 老化。
2.根据权利要求1所述的一种基于镀钯铜线的LED封装工艺,其特征在于:焊线时用氮气保护。
CN201510147637.8A 2015-03-31 2015-03-31 一种基于镀钯铜线的led封装工艺 Pending CN104810457A (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201510147637.8A CN104810457A (zh) 2015-03-31 2015-03-31 一种基于镀钯铜线的led封装工艺

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510147637.8A CN104810457A (zh) 2015-03-31 2015-03-31 一种基于镀钯铜线的led封装工艺

Publications (1)

Publication Number Publication Date
CN104810457A true CN104810457A (zh) 2015-07-29

Family

ID=53695127

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510147637.8A Pending CN104810457A (zh) 2015-03-31 2015-03-31 一种基于镀钯铜线的led封装工艺

Country Status (1)

Country Link
CN (1) CN104810457A (zh)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109326706A (zh) * 2018-09-19 2019-02-12 北京大学东莞光电研究院 一种基于石墨烯合金线的led封装方法
CN114883285A (zh) * 2022-04-19 2022-08-09 江西万年芯微电子有限公司 一种沉金基板开发特殊键合方式生产工艺
CN117116923A (zh) * 2023-10-25 2023-11-24 广东风华芯电科技股份有限公司 一种双通道开关晶体管及其制作方法
CN117790669A (zh) * 2023-12-27 2024-03-29 深圳市欣信盈科技有限公司 一种用于手机屏幕的小体积led器件及其封装方法

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101707194A (zh) * 2009-11-11 2010-05-12 宁波康强电子股份有限公司 一种镀钯键合铜丝及其制造方法
CN101916810A (zh) * 2010-08-06 2010-12-15 湖北匡通电子有限公司 一种smd型led封装方法
CN102130067A (zh) * 2010-12-31 2011-07-20 四川威纳尔特种电子材料有限公司 一种表面镀钯键合铜丝

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101707194A (zh) * 2009-11-11 2010-05-12 宁波康强电子股份有限公司 一种镀钯键合铜丝及其制造方法
CN101916810A (zh) * 2010-08-06 2010-12-15 湖北匡通电子有限公司 一种smd型led封装方法
CN102130067A (zh) * 2010-12-31 2011-07-20 四川威纳尔特种电子材料有限公司 一种表面镀钯键合铜丝

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109326706A (zh) * 2018-09-19 2019-02-12 北京大学东莞光电研究院 一种基于石墨烯合金线的led封装方法
CN114883285A (zh) * 2022-04-19 2022-08-09 江西万年芯微电子有限公司 一种沉金基板开发特殊键合方式生产工艺
CN114883285B (zh) * 2022-04-19 2024-01-30 江西万年芯微电子有限公司 一种沉金基板开发特殊键合方式生产工艺
CN117116923A (zh) * 2023-10-25 2023-11-24 广东风华芯电科技股份有限公司 一种双通道开关晶体管及其制作方法
CN117790669A (zh) * 2023-12-27 2024-03-29 深圳市欣信盈科技有限公司 一种用于手机屏幕的小体积led器件及其封装方法

Similar Documents

Publication Publication Date Title
CN104810457A (zh) 一种基于镀钯铜线的led封装工艺
CN104810450A (zh) 一种基于银合金线的led封装工艺
CN101562211A (zh) 太阳电池组件的封装方法
CN102361026A (zh) 一种具有防氧化功能的铜基键合丝
CN101383304B (zh) 沟槽式金属氧化物半导体场效应晶体管及其键合方法
CN115295681A (zh) 一种光伏电池连接工艺
CN103227120A (zh) 用于电路器件的引线接合方法
CN204793610U (zh) 一种改进背光监测性能的to封装半导体激光器
CN104979441B (zh) 一种led芯片及其制作方法及led显示装置
CN203787456U (zh) 一种倒装芯片封装结构
CN204793609U (zh) 一种无pd垫块的to-can封装半导体激光器
US9065030B2 (en) Diode package having improved lead wire and manufacturing method thereof
CN203733839U (zh) Cob光源模块
CN104934517A (zh) 一种低热阻贴片发光二极管封装结构及封装方法
CN202205814U (zh) 一种发光二极管器件
CN208655692U (zh) 一种贴片式led
CN202058786U (zh) 一种采用cob封装的发光器件
CN107731997A (zh) 一种发光二极管的封装支架及其制造方法
CN204391109U (zh) 金属基底led灯丝
CN103028805B (zh) 双界面卡片的天线焊接方法
CN205960024U (zh) 一种倒装led芯片
CN206610807U (zh) 多腔体植物照明led封装结构
CN201796879U (zh) 一种汽车发电机用二极管
CN204946926U (zh) 一种新型倒装led灯珠
CN202474037U (zh) 一种新型的集成大功率led焊线结构

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication

Application publication date: 20150729

RJ01 Rejection of invention patent application after publication