CN103531657A - Preparation method for polycrystal/monocrystal-like solar cell selective emitting electrode structure - Google Patents

Preparation method for polycrystal/monocrystal-like solar cell selective emitting electrode structure Download PDF

Info

Publication number
CN103531657A
CN103531657A CN201310405652.9A CN201310405652A CN103531657A CN 103531657 A CN103531657 A CN 103531657A CN 201310405652 A CN201310405652 A CN 201310405652A CN 103531657 A CN103531657 A CN 103531657A
Authority
CN
China
Prior art keywords
solar cell
gate electrode
preparation
electrode line
line district
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201310405652.9A
Other languages
Chinese (zh)
Inventor
王丽春
赵彦
黄海冰
吕俊
王艾华
赵建华
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
CHINA SUNERGY (NANJING) Co Ltd
Original Assignee
CHINA SUNERGY (NANJING) Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by CHINA SUNERGY (NANJING) Co Ltd filed Critical CHINA SUNERGY (NANJING) Co Ltd
Priority to CN201310405652.9A priority Critical patent/CN103531657A/en
Publication of CN103531657A publication Critical patent/CN103531657A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/02Details
    • H01L31/0224Electrodes
    • H01L31/022408Electrodes for devices characterised by at least one potential jump barrier or surface barrier
    • H01L31/022425Electrodes for devices characterised by at least one potential jump barrier or surface barrier for solar cells
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/18Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
    • H01L31/1804Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof comprising only elements of Group IV of the Periodic System
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02EREDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E10/00Energy generation through renewable energy sources
    • Y02E10/50Photovoltaic [PV] energy
    • Y02E10/547Monocrystalline silicon PV cells
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product

Abstract

The invention discloses a preparation method for a polycrystal/monocrystal-like solar cell selective emitting electrode structure. The preparation method for the polycrystal/monocrystal-like solar cell selective emitting electrode structure comprises the following steps: (1) chemically removing a surface energy affected layer; (2) carrying out heavy doping by the one-time diffusion technology to form a PN junction; (3) growing or forming a dielectric layer or a mask layer on the surface of a silicon wafer; (4) corroding the dielectric layer of a non-electrode grid line area with a chemical corrosion method, and keeping the mask layer under an electrode grid line area; (5) etching a pyramid matte structure of 100-300nm in the non-electrode grid line area by reactive ion etching (RIE), and meanwhile, forming a shallow doped area in one time; and (6) removing a surface affected layer formed by RIE and a lower mask layer under the electrode grid line area with a wet chemistry method to obtain the selective emitting electrode structure. According to the preparation method for the polycrystal/monocrystal-like solar cell selective emitting electrode structure, which is disclosed by the invention, the light doping and the heavy doping required by the selective emitting electrode polycrystal/monocrystal-like solar cell and a low-reflectivity nanoscale surface texture can be finished by one-time diffusion combined with the RIE technology, the process path is simplified, the conversion efficiency is high, and the preparation method for the polycrystal/monocrystal-like solar cell selective emitting electrode structure is suitable for industrial volume production.

Description

A kind of preparation method of polycrystalline/class monocrystaline silicon solar cell selective emitting electrode structure
Technical field:
The present invention relates to a kind of preparation method of crystal silicon solar energy battery, be specifically related to a kind of preparation method of polycrystalline/class monocrystaline silicon solar cell selective emitting electrode structure.
Background technology:
The process for etching of polysilicon solar cell always is the acid etch system that adopts HF/HNO3, and making herbs into wool reflectivity is 20% left and right, progressively becomes the bottleneck technique of polycrystal silicon cell development; Class monocrystalline silicon refers to by the transformation to polycrystalline processing procedure, under raw material quality is constant, polycrystalline is made to the Silicon Wafer quality of single crystal-like.But due to grain size and number of grain boundaries, to be drawn process technology limit uneven, cannot accurately control, and causes the process for etching of class monocrystalline to have difficult point.And RIE (reactive ion etching) process using SF 6and O 2and Cl 2dry etching system, by can realize 1%~20% matte reflectivity to the control of technological parameter, this has increased the light absorption of battery to a great extent; But in the time of RIE making herbs into wool, can produce certain damage layer, need to coordinate HF/HNO 3the damage of going process the lifting realize battery efficiency.
CN201010233421 the invention discloses a kind of preparation method of selective emitting electrode structure of crystalline silicon solar battery, at crystal silicon chip uniform deposition zinc-oxide film, by chemical corrosion method, on zinc-oxide film, corrode again and form electrode window through ray, then by electrode window through ray, make heavily doped region and the shallow doped region of selective emitting electrode structure.The method is not easy to form high-quality matte texture.
Selective emitter solar battery requires the silicon face in Metal Contact district to form dense diffusion region, and the potential barrier that concentration difference forms is repelled the effect of minority carrier, thereby reduces here compound.But not the daylighting emitter region of Metal Contact wishes lighter diffusion (so-called shallow diffusion region), the loss causing to reduce surperficial dead layer.Another advantage of selective emitting electrode structure is that the silicon face of denseer doping is less to the contact resistance of metal.
Applicant's CSUN-US Nanjing company between 2007-2008, take the lead in the world exploitation, produced selection emitter solar battery (patent publication No.: 101101936), take its typical process flow that is representative as follows: 1. remove damaged layer on surface of silicon slice and form matte structure; 2. heat growth silicon dioxide is done barrier layer; 3. the formation electrode window through ray of windowing; 4. high concentration heavily expands; 5. remove silicon dioxide layer; 6. low concentration gently expands; 7. remove periphery and back side PN junction; The passivation of 8.PECVD deposition, anti-reflection layer; 9. aiming at optionally emitter prints positive and negative electrode and carries on the back electric field and carry out sintering.Adopt the method to produce and select the cost of emitter battery greatly to reduce, but the method has adopted the multiple high temp heat treatment process such as diffusion and oxidation, processing step is more complicated still, and all larger to the internal injury of silicon chip and energy consumption, cost is still high than current common process solar cell.
Summary of the invention:
The present invention seeks to propose a kind of preparation method who is suitable for polycrystalline/class monocrystaline silicon solar cell selective emitting electrode structure of commercial Application, and can prepare high-quality matte texture, simplify technique, improve battery efficiency, lower production cost.
For achieving the above object, the technical solution used in the present invention is: a kind of preparation method of polycrystalline/class monocrystaline silicon solar cell selective emitting electrode structure, comprises the following steps: (1) chemistry is removed surface can damage layer; (2) adopt One Diffusion Process technique to carry out heavy doping, form PN junction; (3) silicon chip surface growth or formation dielectric layer or mask layer, mask bed thickness 20-300nm, as SiO 2, SiNx, SiOxNy, Al 2o 3or ZnO mask layer; (4) chemical corrosion method corrodes the dielectric layer in non-gate electrode line district and retains the mask layer under gate electrode line district, as used screen printing sizing agent corrosion or ink jet printing slurry methods to retain the mask layer under gate electrode line district; (5) utilize reactive ion etching RIEFei gate electrode line district to etch the pyramid suede structure of 100-300nm, simultaneously the shallow doped region of disposable formation; (6) use the surface damage layer of the disposable removal reactive ion etching formation of wet-chemical technique and the SiO under gate electrode line district 2, SiNx, SiOxNy, Al 2o 3or ZnO mask layer, obtain selective emitting electrode structure; (7) can further remove periphery and back side PN junction.
The invention has the beneficial effects as follows: the preparation method of polycrystalline/class monocrystaline silicon solar cell selective emitter of proposition, adopt One Diffusion Process association reaction ion etching technology just can disposablely complete selective emitter polycrystalline/class single crystal silicon solar cell required weight doping and antiradar reflectivity nanoscale Surface Texture, reduced high-temperature process, simplified processing route, and cost reduces greatly, polycrystalline/class monocrystaline silicon solar cell transformation efficiency high (higher than current common production technology), be applicable to selecting emitter polycrystalline/class monocrystaline silicon solar cell industrialization volume production.
Accompanying drawing explanation
Fig. 1 is matte texture photo prepared by the present invention.
Embodiment
Embodiment 1
Step 1: layer can be damaged in described removal surface, step is corroded after 80-100s for polysilicon chip being put into the sodium hydroxide solution that the mass concentration of 85-90 ℃ is 20%, in deionized water, bubbling cleans 200s, afterwards respectively at 1#, and heated wash 360s in 2# cleaning fluid.Or other conventional corrosion adds cleaning method and also can.
Step 2: described heavy doping step is for adopting conventional tubular type method of diffusion at 850-950 ℃ of temperature the silicon chip cleaning after drying, adopt phosphorus oxychloride as phosphorous diffusion source, pass into nitrogen and oxygen mixed gas that volume ratio is 14:1 simultaneously, be 10-30min diffusion time, diffused sheet resistance is 10-30 Ω/, after in the HF of 1-5% mass concentration acid solution, under normal temperature, soak 20-200s, to remove the PSG of silicon face.
Step 3: described in silicon chip surface growth or form dielectric layer or mask layer, if PECVD technology is at the silicon chip surface SiO that grows 2film, step is for being used conventional plasma enhanced chemical vapor deposition method at the thick SiO of silicon chip surface deposition 200-300nm 2thin layer.Depositing temperature is 100-250 ℃, and radio-frequency power is 200w, and SiH4 flow is 20-40sccm, N 2o flow is 20-30sccm, and deposition pressure is 0.5-20Pa, and sedimentation time is 200-300s.
Step 4: the step that described screen printing sizing agent caustic solution retains the mask layer under gate electrode line district is: adopt screen printing technique at SiO 2on thin layer, printing one deck concentration is 10-25% ammonium acid fluoride corrosivity slurry, and standing 400-1000s, makes slurry fully erode the SiO in non-gate electrode line district 2thin layer, retains the SiO under gate electrode line district 2as mask layer.
Step 5: the step of described reactive ion etching is to adopt SF 6/ O 2reactive ion etching system, SF 6/ O 2flow-rate ratio is 0.4-0.5, operating pressure 10-20Pa, radio-frequency power 100w-30kw, etch period 1-5min, matte pyramid size 100-150nm, reflectivity 8%-12%.
Step 6: the sheet resistance that described non-gate electrode line district forms shallow doped region after reactive ion etching is controlled at 80~100 Ω/.
Step 7: described wet chemistry method refers to the HF acid solution soak at room temperature 200-1000s that silicon chip is placed in to 1-5%, the surface damage layer that disposable removal reactive ion etching forms and the SiO under gate electrode line district 2mask layer.
Step 8: further, can remove periphery and back side PN junction step and tie at the P-N of silicon chip surrounding and back side formation for adopting RENA wet etching technique to remove in diffusion process, prevent edge current leakage.
Class monocrystalline also obtains identical result, the same prior art of process conditions of main sub-step.
Embodiment 2
Step 1, step 2 are same as.
Step 3: described grows or form dielectric layer or mask layer at silicon chip surface, and as used MOCVD deposition ZnO film, step is for use Metalorganic Chemical Vapor Deposition is at the thick ZnO film of silicon chip surface deposition 50-300nm.Use the DPM complex Zn(DPM containing zinc) 2 precursor as zinc, in 10-50Torr pressure limit and 400-600 ℃ of temperature range, sedimentation time is 15-100min.
Step 4: the step that described screen printing sizing agent caustic solution retains mask layer under gate electrode line district is: adopting silk screen printing to print one deck concentration on ZnO thin layer is 10-25% ammonium acid fluoride corrosivity slurry, standing 400-1000s, make slurry fully erode the ZnO thin layer in non-gate electrode line district, the ZnO under reservation gate electrode line district is as mask layer.
Step 5: the step of described reactive ion etching is to adopt SF 6/ O 2reactive ion etching system, SF 6/ O 2flow-rate ratio is 0.4-0.5, operating pressure 10-20Pa, radio-frequency power 100w-30kw, etch period 1-10min, matte pyramid size 150-200nm, reflectivity 8%-12%.The time of etching is relevant with the degree of depth and mask thicknesses, is generally directly proportional relation.
Step 6, step 7 and step 8 are same as.
Embodiment 3
Step 1, step 2 are same as.
Step 3: described grows or form dielectric layer or mask layer at silicon chip surface, and as adopted PECVD technology at silicon chip surface growth SiNx mask layer, step is the SiNx mask layer of employing PECVD technology at silicon chip surface growth 200-300nm.SiH 4flow is 600-700sccm, NH 3flow is 1400-1500sccm, and operating pressure is 0.1-0.3mbar, technological temperature 300-500 ℃, discharge frequency 2450MHz, discharge power 2000-3500w, discharge time 450-900s.
Step 4: adopt ink-jet printing technology, by concentration, be that 10-25% ammonium acid fluoride corrosivity pulp spraying is coated in non-gate electrode line district, standing 500-1200s, makes slurry fully erode the SiNx thin layer in non-gate electrode line district, and the SiNx under reservation gate electrode line district is as mask layer; Or directly with screen printing technique, on SiNx thin layer, print one deck corrosivity slurry.
Step 5: the step of described reactive ion etching is to adopt the reactive ion etching system of SF6/O2, SF 6/ O 2flow-rate ratio is 1-4, operating pressure 10-20Pa, radio-frequency power 100w-30kw, etch period 5-10min, matte pyramid size 200-250nm, reflectivity 8%-12%.Reference example 2.
Step 6, step 7 and step 8 are same as.
Embodiment 4
Step 1, step 2 are same as.
Step 3: described grows or form dielectric layer or mask layer at silicon chip surface, as adopted radio frequency magnetron reactive sputtering technology at the Al of silicon chip surface growth 200-300nm 2o 3mask layer, Ar flow 10-30sccm, O 2flow 0-3sccm, radio-frequency power 100-400w, pressure is 0.15-1Pa, target-substrate distance 50-100mm, reaction time 1-10min.
Step 4: the step that described screen printing sizing agent caustic solution retains the mask layer under gate electrode line district is: adopt screen printing technique at Al 2o 3on thin layer, printing one deck concentration is 10-25% ammonium acid fluoride corrosivity slurry, and standing 400-1000s, makes slurry fully erode the Al in non-gate electrode line district 2o 3thin layer, retains the Al under gate electrode line district 2o 3as mask layer.
Step 5: the step of described reactive ion etching is to adopt SF 6/ O 2reactive ion etching system, SF 6/ O 2flow-rate ratio is 1-4, operating pressure 10-20Pa, radio-frequency power 100w-30kw, etch period 5-15min, matte pyramid size 250-300nm, reflectivity 8%-12%.
Step 6, step 7 and step 8 are same as.
Table 1:
Figure BDA0000378430000000051
As can be seen from Table 1: etching matte pyramid size is when 100-300nm changes, and the variation tendency of battery efficiency is for first raising and reduce afterwards, and when 200-250nm, reaches maximum, compared with normal is evenly tied polycrystal silicon cell efficiency and is improved 0.7-0.8%.
In a word, the preparation method of polycrystalline/class monocrystaline silicon solar cell selective emitter provided by the invention, it is advantageous that: adopt One Diffusion Process association reaction ion etching technology just can disposablely complete selective emitter polycrystalline silicon solar cell required weight doping and antiradar reflectivity nanoscale Surface Texture, reduced high-temperature processing technology process, the pyramidal size 100-300nm of etching matte, reflectivity 8%-12% or lower has formed high-quality shallow doped region simultaneously.Simplified processing route, polycrystalline/class monocrystaline silicon solar cell transformation efficiency is high, is applicable to selecting emitter polycrystalline/class monocrystaline silicon solar cell industrialization volume production.
Above-described embodiment does not limit the present invention in any form, and all employings are equal to replaces or technical scheme that the mode of equivalent transformation obtains, does not all exceed protection scope of the present invention.

Claims (10)

1. a preparation method for polycrystalline/class monocrystaline silicon solar cell selective emitting electrode structure, is characterized in that comprising the following steps (1) chemical surface of removing polycrystalline/class monocrystalline silicon silicon chip and can damage layer; (2) to silicon chip surface, adopt One Diffusion Process technique to carry out heavy doping, form PN junction; (3) silicon chip surface growth or formation dielectric layer or mask layer, mask bed thickness 20-300nm; (4) chemical corrosion method corrodes the mask layer in non-gate electrode line district and retains the mask layer under gate electrode line district; (5) utilize reactive ion etching RIEFei gate electrode line district to etch the pyramid suede structure of 100-300nm, simultaneously the shallow doped region of disposable formation; (6) mask layer under the surface damage layer that the disposable removal reactive ion etching of use wet chemical method forms and gate electrode line district, obtains selective emitting electrode structure.
2. the preparation method of polycrystalline/class monocrystaline silicon solar cell selective emitting electrode structure according to claim 1, is characterized in that the growth of step (3) silicon chip surface or formation dielectric layer or mask layer are adopt PECVD, MOCVD, thermal oxidation or sputtering technology in silicon chip surface growth or form SiO 2, SiNx, SiOxNy, Al 2o 3or ZnO dielectric layer or mask layer.
3. the preparation method of polycrystalline/class monocrystaline silicon solar cell selective emitting electrode structure according to claim 1, is characterized in that step (4) chemical corrosion method corrodes the dielectric layer in non-gate electrode line district and retains dielectric layer under gate electrode line district or the method for mask layer is: use screen printing sizing agent burn into light sensitve exposing method to cover corrosive slurry or print spraying corrosive slurry method and corrodes dielectric layer or the mask layer in non-gate electrode line district and retain dielectric layer or the mask layer under gate electrode line district.
4. the preparation method of polycrystalline/class monocrystaline silicon solar cell selective emitting electrode structure according to claim 1, it is characterized in that step (5) utilizes reactive ion etching RIEFei gate electrode line district to etch the pyramid suede structure of 100-300nm, simultaneously the shallow doped region of disposable formation.
5. the preparation method of polycrystalline/class monocrystaline silicon solar cell selective emitting electrode structure according to claim 4, is characterized in that step (5): the sheet resistance that described non-gate electrode line district forms shallow doped region after reactive ion etching is controlled at 80~100 Ω/.
6. the preparation method of polycrystalline/class monocrystaline silicon solar cell selective emitting electrode structure according to claim 1, it is characterized in that, described wet-chemical technique refers to silicon chip is placed under the HF acid solution normal temperature of 1-5% and soaks 200-1000s, the surface damage layer that disposable removal reactive ion etching forms and the mask layer under gate electrode line district.
7. the preparation method of polycrystalline/class monocrystaline silicon solar cell selective emitting electrode structure according to claim 1, is characterized in that step (3): described PECVD deposition SiO 2film step is to use conventional plasma enhanced chemical vapor deposition method at the thick SiO of silicon chip surface deposition 200-300nm 2thin layer; Depositing temperature is 100-250 ℃, and radio-frequency power is 200w, SiH 4flow is 20-40sccm, N 2o flow is 20-30sccm, and deposition pressure is 0.5-20Pa, and sedimentation time is 200-300s, SiO 2thickness of thin layer is controlled at 200-300nm.
8. the preparation method of polycrystalline/class monocrystaline silicon solar cell selective emitting electrode structure according to claim 1, it is characterized in that in step (3): described MOCVD deposition ZnO film step is to use Metalorganic Chemical Vapor Deposition at the thick ZnO film of silicon chip surface deposition 50-300nm; Use the DPM complex Zn(DPM containing zinc) 2 precursor as zinc, in 10-50Torr pressure limit and 400-600 ℃ of temperature range, sedimentation time is 15-100min, ZnO thickness of thin layer is controlled at 50-300nm.
9. the preparation method of polycrystalline/class monocrystaline silicon solar cell selective emitting electrode structure according to claim 1, is characterized in that step (5): the step of described reactive ion etching is to adopt SF 6/ O 2reactive ion etching system, SF 6/ O 2flow-rate ratio is 0.4-0.5, operating pressure 10-20Pa, radio-frequency power 100w-30kw, etch period 1-5min, matte pyramid size 100-300nm, reflectivity 8%-12%.
10. the preparation method of polycrystalline/class monocrystaline silicon solar cell selective emitting electrode structure according to claim 3, it is characterized in that chemical corrosion method in step (4) corrode non-gate electrode line district dielectric layer and retain the mask layer under gate electrode line district; The method of ink jet printing, the corrosivity pulp spraying that is 10-25% ammonium acid fluoride by concentration is coated in non-gate electrode line district, and standing 500-1200s makes slurry fully erode the SiO in non-gate electrode line district 2, SiNx, SiOxN y, AL 2o 3or ZnO thin layer, retain the SiO under gate electrode line district 2, SiNx, SiOxNy, AL 2o 3or ZnO is as mask layer; Or directly use screen printing technique at SiO 2, SiNx, SiOxNy, AL 2o 3or on ZnO thin layer, print the corrosivity slurry that one deck concentration is 10-25% ammonium acid fluoride.
CN201310405652.9A 2013-09-06 2013-09-06 Preparation method for polycrystal/monocrystal-like solar cell selective emitting electrode structure Pending CN103531657A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201310405652.9A CN103531657A (en) 2013-09-06 2013-09-06 Preparation method for polycrystal/monocrystal-like solar cell selective emitting electrode structure

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201310405652.9A CN103531657A (en) 2013-09-06 2013-09-06 Preparation method for polycrystal/monocrystal-like solar cell selective emitting electrode structure

Publications (1)

Publication Number Publication Date
CN103531657A true CN103531657A (en) 2014-01-22

Family

ID=49933510

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201310405652.9A Pending CN103531657A (en) 2013-09-06 2013-09-06 Preparation method for polycrystal/monocrystal-like solar cell selective emitting electrode structure

Country Status (1)

Country Link
CN (1) CN103531657A (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104237202A (en) * 2014-09-18 2014-12-24 苏州大学 Silicon nano array substrate as well as preparation method and application thereof
CN105655446A (en) * 2016-03-28 2016-06-08 中利腾晖光伏科技有限公司 Black silicon battery piece, preparation method thereof and black silicon photovoltaic module
CN106057921A (en) * 2016-07-20 2016-10-26 苏州阿特斯阳光电力科技有限公司 Micro-nano textured solar cell emitter, solar cell provided with same, and manufacturing method thereof
CN106784130A (en) * 2016-11-22 2017-05-31 浙江昱辉阳光能源江苏有限公司 A kind of preparation method of nano-array solar cell
CN115020537A (en) * 2022-04-30 2022-09-06 常州时创能源股份有限公司 P-type IBC battery and preparation method thereof

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101101936A (en) * 2007-07-10 2008-01-09 中电电气(南京)光伏有限公司 Making method for selective transmission node crystal silicon solar battery
CN102468371A (en) * 2011-12-15 2012-05-23 江苏腾晖电力科技有限公司 Texturing method of quasi-single crystal silicon wafer
CN102709338A (en) * 2012-05-08 2012-10-03 常州天合光能有限公司 Solar cell structure and preparation method thereof
CN102709350A (en) * 2012-07-05 2012-10-03 合肥海润光伏科技有限公司 Selective emitter structure of solar cell and preparation method thereof
CN102709342A (en) * 2012-07-05 2012-10-03 合肥海润光伏科技有限公司 Selective emitter structure of solar cell and preparation method thereof
WO2012134061A2 (en) * 2011-03-30 2012-10-04 Hanwha Chemical Corporation. Solar cell and method for manufacturing the same

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101101936A (en) * 2007-07-10 2008-01-09 中电电气(南京)光伏有限公司 Making method for selective transmission node crystal silicon solar battery
WO2012134061A2 (en) * 2011-03-30 2012-10-04 Hanwha Chemical Corporation. Solar cell and method for manufacturing the same
CN102468371A (en) * 2011-12-15 2012-05-23 江苏腾晖电力科技有限公司 Texturing method of quasi-single crystal silicon wafer
CN102709338A (en) * 2012-05-08 2012-10-03 常州天合光能有限公司 Solar cell structure and preparation method thereof
CN102709350A (en) * 2012-07-05 2012-10-03 合肥海润光伏科技有限公司 Selective emitter structure of solar cell and preparation method thereof
CN102709342A (en) * 2012-07-05 2012-10-03 合肥海润光伏科技有限公司 Selective emitter structure of solar cell and preparation method thereof

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104237202A (en) * 2014-09-18 2014-12-24 苏州大学 Silicon nano array substrate as well as preparation method and application thereof
CN104237202B (en) * 2014-09-18 2017-03-15 苏州大学 A kind of silicon nano-array substrate and preparation method thereof, application
CN105655446A (en) * 2016-03-28 2016-06-08 中利腾晖光伏科技有限公司 Black silicon battery piece, preparation method thereof and black silicon photovoltaic module
CN106057921A (en) * 2016-07-20 2016-10-26 苏州阿特斯阳光电力科技有限公司 Micro-nano textured solar cell emitter, solar cell provided with same, and manufacturing method thereof
CN106057921B (en) * 2016-07-20 2019-02-12 盐城阿特斯阳光能源科技有限公司 The emitter of micro-nano flannelette solar battery, and its preparation method and application
CN106784130A (en) * 2016-11-22 2017-05-31 浙江昱辉阳光能源江苏有限公司 A kind of preparation method of nano-array solar cell
CN115020537A (en) * 2022-04-30 2022-09-06 常州时创能源股份有限公司 P-type IBC battery and preparation method thereof
CN115020537B (en) * 2022-04-30 2024-03-15 常州时创能源股份有限公司 P-type IBC battery and preparation method thereof

Similar Documents

Publication Publication Date Title
CN101548395B (en) Method of manufacturing crystalline silicon solar cells with improved surface passivation
CN110581198A (en) Local contact passivation solar cell and preparation method thereof
CN109256440A (en) It is a kind of to be selectively passivated contact crystalline silicon solar cell comprising and preparation method thereof
CN101866984B (en) Method for selectively doping emitting stage on surface of crystalline silicon cell film
CN101794845A (en) Method for preparing selective emitter by one-time diffusion
CN108666393A (en) The preparation method and solar cell of solar cell
CN110085699A (en) A kind of p-type high-efficiency battery and preparation method thereof with passivation contact structures
CN103531657A (en) Preparation method for polycrystal/monocrystal-like solar cell selective emitting electrode structure
CN110571304A (en) Manufacturing method of passivated contact double-sided solar cell
CN105576083A (en) N-type double-side solar cell based on APCVD technology and preparation method thereof
CN104934500A (en) Method for preparing back-surface passivation crystalline silicon solar cell with selective emitter
CN109713065A (en) A kind of passivation solar battery of type metal electrode and preparation method thereof
CN105355707A (en) Efficient crystalline silicon solar cell and preparation method therefor
CN102074616B (en) Preparation method of selective emitter solar battery
CN109087957A (en) Backside passivation layer is aluminium oxide and the PERC battery of hydrogenated silicon nitride aluminium and preparation method thereof
CN110137305A (en) A kind of preparation method of p-type polysilicon selective emitter double-side cell
CN103151428A (en) Method for realizing selective emitter of crystalline silicon solar cell
CN106601835A (en) Control method for controlling suede dimension of monocrystalline silicon heterojunction solar battery cell
CN101609862A (en) A kind of method that reduces surface reflectivity of texture mono-crystalline silicon chip
CN112349802B (en) Manufacturing method of ingot casting single crystal or polycrystalline amorphous silicon heterojunction solar cell
CN103258728A (en) Silicon wafer etching method and manufacturing method of solar battery piece
WO2019007189A1 (en) Single-sided polo cell and manufacturing method thereof
CN205985009U (en) IBC structure solar cell
CN104009119A (en) Method for manufacturing P type crystalline silicon grooved buried-contact battery
CN110391319B (en) Preparation method of efficient black silicon battery piece with anti-PID effect

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20140122