CN103439900B - A kind of chronometer time control SMV message controller based on FPGA realization and method thereof - Google Patents

A kind of chronometer time control SMV message controller based on FPGA realization and method thereof Download PDF

Info

Publication number
CN103439900B
CN103439900B CN201310338545.9A CN201310338545A CN103439900B CN 103439900 B CN103439900 B CN 103439900B CN 201310338545 A CN201310338545 A CN 201310338545A CN 103439900 B CN103439900 B CN 103439900B
Authority
CN
China
Prior art keywords
message
module
time
watt
digitizing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201310338545.9A
Other languages
Chinese (zh)
Other versions
CN103439900A (en
Inventor
江波
杨勇波
陈贤顺
艾兵
杨华云
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
State Grid Corp of China SGCC
Electric Power Research Institute of State Grid Sichuan Electric Power Co Ltd
Original Assignee
State Grid Corp of China SGCC
Electric Power Research Institute of State Grid Sichuan Electric Power Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by State Grid Corp of China SGCC, Electric Power Research Institute of State Grid Sichuan Electric Power Co Ltd filed Critical State Grid Corp of China SGCC
Priority to CN201310338545.9A priority Critical patent/CN103439900B/en
Publication of CN103439900A publication Critical patent/CN103439900A/en
Application granted granted Critical
Publication of CN103439900B publication Critical patent/CN103439900B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Remote Monitoring And Control Of Power-Distribution Networks (AREA)

Abstract

The present invention relates to intelligent substation of electric power system the digitized measurement system verification field, be specifically related to a kind of chronometer time control SMV message controller based on FPGA realization and method thereof, this controller comprises message control module, be made up of host CPU, module when being connected with message sending module, message receiver module pair; Message sending module, is controlled by FPGA, sends 9-2 message to digitizing watt-hour meter; Message receiver module, after digitizing watt-hour meter tester just receives the pps pulse per second signal of digitizing watt-hour meter, to the 9-2 message that message receiver module sends; Pair time module, received the gps signal of GPS module by synchronous optical fiber.Present invention achieves the time response of quantitatively accurately control SMV message, change time delay change, time jitter, detect the digitized measurement system of intelligent substation.

Description

A kind of chronometer time control SMV message controller based on FPGA realization and method thereof
Technical field
The present invention relates to intelligent substation of electric power system the digitized measurement system verification field, be specifically related to a kind of chronometer time control SMV message controller based on FPGA realization and method thereof.
Background technology
At present, the development of intelligent substation and digital transformer substation has entered into the large area engineer applied stage, along with the extensive application of electronic mutual inductor, merge cells and intelligent cell, digital quantity input watt-hour meter has also started in electric system large-area applications.Along with the issue of State Grid Corporation of China Q/GDW 441-2010 " intelligent substation Protection Technology specification "; merge cells based on time controling is also widely applied in intelligent substation, and the time-delay characteristics and the SMV message time jittering characteristic that are wherein combined unit have made clearer and more definite specification all.But home and abroad does not all have clear and definite technical indicator to retrain the change of SMV message delay at present; the parameters such as SMV message time shake are on the impact of relay protection, metering outfit layer equipment at equal intervals, and especially the change of these time responses will affect the degree of meter characteristic.Because digital quantity sampling value message sends according to discrete point, so the time response of pure digital source is the maximum feature of digital quantity message, the precision of time response determines the precision of digital power source.
So from current present situation, carry out the time response of quantitatively accurately control SMV message in the urgent need to a kind of device, change time delay change, time jitter, detect the digitized measurement system of intelligent substation.
Summary of the invention
The object of the present invention is to provide a kind of chronometer time control SMV message controller based on FPGA realization and method thereof; solve the change that current control method or device cannot retrain SMV message delay; the parameters such as SMV message time shake are on the impact of relay protection, metering outfit layer equipment at equal intervals, and especially the change of these time responses is on the problem of the impact of meter characteristic.
For solving above-mentioned technical matters, the present invention by the following technical solutions: a kind of based on FPGA realize chronometer time control SMV message controller, comprise
Message control module, is made up of host CPU, module when being connected with message sending module, message receiver module pair;
Message sending module, is controlled by FPGA, sends 9-2 message to digitizing watt-hour meter;
Message receiver module, after digitizing watt-hour meter tester just receives the pps pulse per second signal of digitizing watt-hour meter, to the 9-2 message that message receiver module sends;
Pair time module, received the gps signal of GPS module by synchronous optical fiber;
Described message control module by pair time module receive GPS module send temporal information, carry out the rate of change in control time according to absolute time.
Further technical scheme is, described message control module is connected with host computer link block.
Based on the chronometer time control method that FPGA realizes, comprise the following steps:
Step one, message control module sends 9-2 message by message sending module to digitizing watt-hour meter;
Step 2, digitizing watt-hour meter sends pps pulse per second signal to digitizing watt-hour meter tester;
Step 3, digitizing watt-hour meter tester calculates according to the pulsimeter that received electric energy meter sends the electricity that digitizing watt-hour meter accumulates within a period of time, simultaneously tester calculate during this period of time within electricity, electricity more between the two, show that ammeter is at error code or packet loss, time delay changes, the error in the situations such as time response;
Step 4, digitizing watt-hour meter tester sends 9-2 message to the message receiver module be connected with message control module;
Step 5; Message control module by pair time module receive GPS module send temporal information, carry out the rate of change in control time according to absolute time.
Compared with prior art, the invention has the beneficial effects as follows: the change that can retrain SMV message delay, the parameters such as SMV message time shake are on the impact of relay protection, metering outfit layer equipment at equal intervals, and especially the change of these time responses will affect the degree of meter characteristic; Achieve the time response of quantitatively accurately control SMV message, change time delay change, time jitter, detect the digitized measurement system of intelligent substation.
Accompanying drawing explanation
Fig. 1 is the connection diagram of an a kind of chronometer time control SMV message controller embodiment based on FPGA realization of the present invention.
Embodiment
In order to make object of the present invention, technical scheme and advantage clearly understand, below in conjunction with drawings and Examples, the present invention is further elaborated.Should be appreciated that specific embodiment described herein only in order to explain the present invention, be not intended to limit the present invention.
Fig. 1 shows an embodiment of a kind of chronometer time control SMV message controller based on FPGA realization of the present invention: a kind of chronometer time control SMV message controller realized based on FPGA, comprises
Message control module, is made up of host CPU, module when being connected with message sending module, message receiver module pair;
Message sending module, is controlled by FPGA, sends 9-2 message to digitizing watt-hour meter;
Message receiver module, after digitizing watt-hour meter tester just receives the pps pulse per second signal of digitizing watt-hour meter, to the 9-2 message that message receiver module sends;
Pair time module, received the gps signal of GPS module by synchronous optical fiber.
According to another embodiment of a kind of chronometer time control SMV message controller based on FPGA realization of the present invention, described message control module is connected with host computer link block.
The present invention also show an a kind of embodiment of the chronometer time control method based on FPGA realization: a kind of chronometer time control method realized based on FPGA, comprises the following steps:
Step one, message control module sends 9-2 message by message sending module to digitizing watt-hour meter;
Step 2, digitizing watt-hour meter sends pps pulse per second signal to digitizing watt-hour meter tester;
Step 3, digitizing watt-hour meter tester calculates according to the pulsimeter that received electric energy meter sends the electricity that digitizing watt-hour meter accumulates within a period of time, simultaneously tester calculate during this period of time within electricity, electricity more between the two, show that ammeter is at error code or packet loss, time delay changes, the error in the situations such as time response;
Step 4, digitizing watt-hour meter tester sends 9-2 message to the message receiver module be connected with message control module;
Step 5; Message control module by pair time module receive GPS module send temporal information, carry out the rate of change in control time according to absolute time.
In addition, man-machine interface realizes on computers, and software adopts labview programming, and interface is friendly, simple to operate, and checking procedure is full-automatic, without the need to artificial participation, directly by test result so that the mode of form to be given.
Ethernet communication is adopted between host computer and controller.By multimode ST-ST Fiber connection between controller and digital quantity watt-hour meter tester, also by identical multimode ST-ST Fiber connection between message sending module with tested digital quantity watt-hour meter.
The host CPU that described message control module adopts can be a new generation of Motorola POWER PC MPC8247, the stability of device and arithmetic speed is made to obtain Reliable guarantee, message receiver module adopts the light receiving element of Agilent (Agilent) company, message controller and digital quantity input watt-hour meter, and and the Ethernet that inputs between watt-hour meter tester of digital quantity control, realized by the fpga chip of XILEX company, to guarantee the discreteness precision controlling that IEC61850-9 agreement sends, scope can be as accurate as 100ns.Pair time module be used for obtaining precise time parameter, interface adopts ST, and fiber optic wavelength adopts 1310nm.Synchronizing signal adopts High Accuracy Constant Temperature crystal oscillator, to guarantee also can complete test when not having external source of synchronising signal.Message sending module and message receiver module adopt double FPGA to realize, to guarantee the confidence level of digital source.The display of man-machine interface is realized by computer, and interface software adopts labview programming realization.Ethernet communication is passed through between computer and message control module.
The analog data of the fiber optic Ethernet IEC61850-9 agreement transmission from digital quantity input powermeter verification instrumeter is received by fiber optic Ethernet mouth, by data being transmitted to tested digital quantity watt-hour meter by fiber optic Ethernet after Background control, then sending the electricity after calculating back to tester by pulse and carrying out electric degree verification.

Claims (3)

1., based on the chronometer time control SMV message controller that FPGA realizes, it is characterized in that: comprise
Message control module, is made up of host CPU, module when being connected with message sending module, message receiver module pair;
Message sending module, is controlled by FPGA, sends 9-2 message to digitizing watt-hour meter;
Message receiver module, after digitizing watt-hour meter tester just receives the pps pulse per second signal of digitizing watt-hour meter, to the 9-2 message that message receiver module sends;
Pair time module, received the gps signal of GPS module by synchronous optical fiber;
Described message control module by pair time module receive GPS module send temporal information, carry out the rate of change in control time according to absolute time.
2. a kind of chronometer time control SMV message controller realized based on FPGA according to claim 1, is characterized in that: described message control module is connected with host computer link block.
3., based on the chronometer time control method that FPGA realizes, it is characterized in that: comprise the following steps:
Step one, message control module sends 9-2 message by message sending module to digitizing watt-hour meter;
Step 2, digitizing watt-hour meter sends pps pulse per second signal to digitizing watt-hour meter tester;
Step 3, digitizing watt-hour meter tester calculates according to the pulsimeter that received electric energy meter sends the electricity that digitizing watt-hour meter accumulates within a period of time, simultaneously tester calculate during this period of time within electricity, electricity more between the two, show that ammeter is at error code or packet loss, time delay changes, the error in time response situation;
Step 4, digitizing watt-hour meter tester sends 9-2 message to the message receiver module be connected with message control module;
Step 5; Message control module by pair time module receive GPS module send temporal information, carry out the rate of change in control time according to absolute time.
CN201310338545.9A 2013-08-06 2013-08-06 A kind of chronometer time control SMV message controller based on FPGA realization and method thereof Active CN103439900B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201310338545.9A CN103439900B (en) 2013-08-06 2013-08-06 A kind of chronometer time control SMV message controller based on FPGA realization and method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201310338545.9A CN103439900B (en) 2013-08-06 2013-08-06 A kind of chronometer time control SMV message controller based on FPGA realization and method thereof

Publications (2)

Publication Number Publication Date
CN103439900A CN103439900A (en) 2013-12-11
CN103439900B true CN103439900B (en) 2015-09-02

Family

ID=49693595

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201310338545.9A Active CN103439900B (en) 2013-08-06 2013-08-06 A kind of chronometer time control SMV message controller based on FPGA realization and method thereof

Country Status (1)

Country Link
CN (1) CN103439900B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103837855B (en) * 2014-02-20 2016-07-06 国家电网公司 Based on the digital standard source that precise time controls
CN105301552A (en) * 2015-11-11 2016-02-03 千江(上海)信息科技有限公司 Electric energy metering device online verification system

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102983632A (en) * 2012-12-10 2013-03-20 西南交通大学 Synchronous sampling method for protected data of digital tractor substation
CN103209137A (en) * 2013-03-21 2013-07-17 国家电网公司 Configurable high-accuracy control system of time interval frame release Ethernet interface
CN203366059U (en) * 2013-08-06 2013-12-25 国家电网公司 Precise time control SMV message controller based on FPGA

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102983632A (en) * 2012-12-10 2013-03-20 西南交通大学 Synchronous sampling method for protected data of digital tractor substation
CN103209137A (en) * 2013-03-21 2013-07-17 国家电网公司 Configurable high-accuracy control system of time interval frame release Ethernet interface
CN203366059U (en) * 2013-08-06 2013-12-25 国家电网公司 Precise time control SMV message controller based on FPGA

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
李英明,等.一种智能变电站合并单元关键环节的实现方法.《电力***自动化》.2013,第37卷(第11期), *

Also Published As

Publication number Publication date
CN103439900A (en) 2013-12-11

Similar Documents

Publication Publication Date Title
CN103605023B (en) A kind of combining unit time response measuring method and measurement apparatus
CN104360298A (en) Performance test system and method for merging unit tester
CN203259610U (en) Merging unit accurate time testing instrument based on analog signal digital transmission
CN103439597A (en) Merging unit synchronous punctual tester based on analog quantity digitized transmission and method therefore
CN109725281A (en) A kind of long-range source tracing method of digitalized electrical energy meter based on quantum techniques and system
CN102914758A (en) Electronic type transformer verifying unit based on IEEE1588 clock calibration mode
CN201425704Y (en) Satellite synchronous main clock device
CN103684907A (en) Regional power network intelligent equipment time analyzer
CN103869182A (en) Merging unit transient state test system based on accurate discrete time control
CN109507627B (en) Simulation method of direct-current electronic transformer
CN204256149U (en) A kind of Performance Test System of merge cells tester
CN103529423A (en) Novel digital electric energy meter field calibration device and calibration method
CN103439900B (en) A kind of chronometer time control SMV message controller based on FPGA realization and method thereof
CN103812731A (en) Digitization sampling time delay frequency conversion measuring method and measuring system
CN104215803A (en) Synchronous standard source and control method applied to distributive type intelligent testing platform
CN104049231B (en) Integrated system for testing delay of separated units of optical electronic transformer
CN203366059U (en) Precise time control SMV message controller based on FPGA
CN202600133U (en) Digital quantity input electric energy meter calibration system capable of supporting synchronous analog quantity source tracing
CN104597424A (en) Verification platform and verification method for electric energy measurement of optical transformer
CN106849346B (en) A kind of system for testing power distribution automation equipment time adjustment function and timekeeping performance
CN203233425U (en) A message checking control apparatus of a digital value input electric energy meter in an intelligent transformer station
CN203365589U (en) Merging unit synchronous punctuality tester based on analog quantity digitized transmission
CN104375047A (en) Verifying device for phase accuracy of analog input merging unit
CN107167760B (en) A kind of more optical port digitalized electrical energy meter check systems and method based on grid simulation
CN203084183U (en) Electronic mutual inductor calibration test device based on IEEE1588 time setting mode

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant