CN103296011B - 具电磁干扰屏蔽的半导体封装体及其制造方法 - Google Patents
具电磁干扰屏蔽的半导体封装体及其制造方法 Download PDFInfo
- Publication number
- CN103296011B CN103296011B CN201310180814.3A CN201310180814A CN103296011B CN 103296011 B CN103296011 B CN 103296011B CN 201310180814 A CN201310180814 A CN 201310180814A CN 103296011 B CN103296011 B CN 103296011B
- Authority
- CN
- China
- Prior art keywords
- microstructure
- parts
- conductor
- screen
- electric
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/552—Protection against radiation, e.g. light or electromagnetic waves
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81B—MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
- B81B7/00—Microstructural systems; Auxiliary parts of microstructural devices or systems
- B81B7/0032—Packages or encapsulation
- B81B7/0064—Packages or encapsulation for protecting against electromagnetic or electrostatic interferences
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/94—Batch processes at wafer-level, i.e. with connecting carried out on a wafer comprising a plurality of undiced individual devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48145—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/94—Batch processes at wafer-level, i.e. with connecting carried out on a wafer comprising a plurality of undiced individual devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06506—Wire or wire-like electrical connections between devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06541—Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/146—Mixed devices
- H01L2924/1461—MEMS
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3025—Electromagnetic shielding
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Electromagnetism (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Toxicology (AREA)
- Health & Medical Sciences (AREA)
- Micromachines (AREA)
- Semiconductor Integrated Circuits (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Shielding Devices Or Components To Electric Or Magnetic Fields (AREA)
Abstract
本发明公开一种具电磁干扰屏蔽的半导体封装体及其制造方法。半导体封装体包括一屏蔽物,其连接多个配置在一晶片上的导电件。多个导电件被配置而分别地围住在晶片上的多个微结构件,而这些微结构件位在前述的导电件所形成的多个凹穴中以提供较佳的屏蔽效果。屏蔽物与多个导电件具电磁干扰屏蔽的作用。一种形成半导体封装体的方法包括下列步骤。提供一具有多个子单元的半导体晶片,设置至少一微结构件在各子单元,电连接微结构件与半导体晶片。形成多个导电件在半导体晶片上,各导体件环绕微结构件且形成多个凹穴,且微结构件在凹穴中。配置一屏蔽物在导体件上以将微结构件封闭在凹穴内。
Description
技术领域
本发明涉及一种半导体封装,且特别是涉及一种晶片级封装结构及其制造方法。
背景技术
对于大部分的电子元件或***而言,电磁干扰(Electro-magneticinterference,EMI)是一个严重且具有挑战性的问题。由于电磁干扰通常会中断、降低或是限制电子元件或是电子***的所有电路的有效性能,因此,电子元件或***需具有有效的电磁干扰防护以确保可有效且安全的运作。
电磁干扰防护对于小尺寸且高密度的封装体或是高频运作的敏感性电子元件特别地重要。现有技术中,电磁干扰的防护方式是使用一金属片,并随之在半导体封装体上贴附或固定此金属片。
发明内容
为解决上述问题,在本发明的一实施例包括一半导体封装体。半导体封装体包括一半导体芯片及配置在半导体芯片的一上表面上的一微结构件。半导体封装体还包括一导电件配置在半导体芯片的上表面上。导电件围绕微结构件而划分出微结构件的范围,且导电件形成一凹穴,而微结构件在凹穴中。半导体封装体还包括一屏蔽物配置在导电件、凹穴、微结构件上以提供微结构件电磁干扰屏蔽。
在本发明的另一实施例包括一半导体封装体。半导体封装体包括一半导体芯片及配置在半导体芯片的一上表面上的一微结构件。半导体封装体还包括一导电件配置在半导体芯片的上表面上,围绕微结构件而划分出微结构件的范围。半导体封装体还包括一屏蔽物在微结构件上以提供微结构件电磁干扰屏蔽。屏蔽物包括一第一厚度及一第二厚度。第一厚度位在覆盖第一微结构件及第二微结构件的区域,且第二厚度位在未覆盖第一微结构件及第二微结构件的区域,其中第一厚度小于第二厚度。
在本发明的又一实施例包括一种形成半导体封装体的方法。本方法包括提供一具有多个子单元的半导体晶片。本方法还包括设置至少一微结构件在各子单元。本方法还包括电连接微结构件与半导体晶片。本方法还包括形成多个导电件在半导体晶片上,各导体件环绕至少一微结构件且形成多个凹穴,且微结构件在凹穴中。本方法还包括配置一屏蔽物在导体件上以将微结构件封闭在凹穴内。
为让本发明的上述特征和优点能更明显易懂,下文特举实施例,并配合所附附图作详细说明如下。
附图说明
图1A是依照本发明的一实施例的多个半导体封装体的一阵列在晶片预分割形式的剖视图;
图1B是图1A中的椭圆1B的细部图;
图1C是图1A的多个半导体封装体的一阵列在设置屏蔽物之前的上视图;
图2A是依照本发明的另一实施例在预分割形式的阵列的多个半导体封装体的剖视图;
图2B是图2A的多个半导体封装体的一阵列在安装电磁干扰屏蔽之前的上视图;
图3A是依照本发明的其中一实施例的多个半导体封装体的一阵列在晶片预分割形式的剖视图;
图3B是图3A中其中一个半导体封装体的剖视图;
图4A是依照本发明的其中一实施例的多个半导体封装体的一阵列在晶片预分割形式的剖视图;
图4B是图4A中其中一个半导体封装体的剖视图。
符号说明
10、20、30、40、42:阵列
100、200、300、32、400、402:半导体封装体
101:接地垫
102:半导体晶片
102a、202a:上表面
102b、202b:下表面
102c、202c:周围
103:保护层
106:硅穿孔(TSV)结构
106a:金属插塞
106b:绝缘环
108:外部接触点
110:导电件
120、120a、120b:微结构件
125:电连接物
130:屏蔽物
130a:基层
130b:屏蔽层
132:凹穴
132a:第一凹穴
132b:第二凹穴
134:开口
220:半导体元件
220a:第一半导体元件
220b:第二半导体元件
具体实施方式
现在,将详细参照本发明的较佳实施例,此等较佳实施例的范例绘示于附图中。在附图及说明中,将尽可能使用相同的参考编号来表示相同或相似的部件。
请参考图1A,图1A绘示出根据本发明的一实施例的多个半导体封装体100的一阵列10在晶片预分割(pre-singulated)形式。阵列10包括一半导体晶片102,其具有多个芯片(以虚线在图示中指出),这些芯片可以是具有一或多个集成电路的主动芯片,或是不具有主动电路,以做为载体或封装基板的非作用/虚拟芯片两者其一,多个硅穿孔(TSV)结构106,多个外部接触点108,多个导电件110,多个微结构件(micro-structureelement)120a、120b及一屏蔽件130。微结构件120a、120b在此共同地称为微结构件120,且配置于半导体晶片102的一上表面102a上。外部接触点108配置在半导体晶片102的一下表面102b上。半导体晶片102可以是晶片或是其他半导体材料例如砷化镓(GaAs)。在之后的分割制作工艺,半导体晶片102被切割为多个单独的芯片100(由多条以垂直虚线表示的切割线所定义)。分割并不会切过导电件110。
导电件110位在半导体晶片102的上表面102a上。导电件110的材料可以是例如导电粘着剂或是焊料。屏蔽物130位在导电件110上,在半导体晶片102上且覆盖微结构件120,但并非直接接触微结构件120。经由屏蔽物130的连结,导电件110、半导体晶片102及被围住的微结构件120被密封(seal)以抑止电磁干扰。
微结构件120可以是例如一集成电路或微机电(micro-electromechanicalsystem)元件。微机电元件可能包括微小尺寸的机电零件,例如马达、泵、阀、开关、电容器、加速度计、感应器、像素、扩音器、扬声器、陀螺仪或致动器等。微结构件120a、120b可能包括两种不同类型的微机电元件。微结构件120可以经由TSV结构106电连接于外部接触点108。外部接触点108可以是例如锡球或是金凸块。
图1B是图1A中的椭圆1B的局部放大剖视图。半导体晶片102还包括多个接地垫101及一保护层(passivationlayer)103,图1B中仅绘示出其中一个接地垫101。保护层103覆盖半导体晶片102的上表面但暴露出接地垫101及暴露出安装微结构件120的位置。TSV结构106包括一金属插塞106a及一环绕于金属插塞106a中央的绝缘环106b,且绝缘环106b与金属插塞106a电性绝缘。
在本实施例中,屏蔽物130包括一基层130a及一屏蔽层130b,且屏蔽层130b配置在基层130a之下。外部接触点108电连接于一外部电路件的接地端(图1B中未绘示),此外部电路件例如是一印刷电路板。屏蔽层130b经由导电件110、TSV结构106及外部接触点108电连接于接地端。
基层130a可以是硅、玻璃或其他材料,而屏蔽层130b可以是例如铜、铬、金、银、镍、铝及其合金,或其他材料。屏蔽层130b可以具有例如约1到10微米的厚度,且由网板印刷法(screen-printing)、溅镀(sputtering)、电镀或其他方法形成。屏蔽层130b降低微机电元件的干扰与噪音,特别是像微机电扩音器、微机电加速度计及微积电陀螺仪。屏蔽层130b还可由例如化镍钯金(electrolessnickelelectrolesspalladiumimmersiongold,ENEPIG)制作工艺涂上一表面处理层(surfacefinishlayer)(例如镍、钯、金的叠层)。当导电件110是以焊料制成,表面处理层可加强与导电件110的接合。
与例如单层的薄铜层相比,屏蔽物130的两层配置有助益地提供更大的刚性。单层屏蔽物在中央处可能因为其自身的重量而下陷,并导致其接触到微结构件120,且可能损坏微结构件120使其短路等。然而,在其他实施例中,屏蔽层130b可包括一单层的金属。
请继续参考图1B,导电件110配置在接地垫101上,在保护层103上且在屏蔽层130b之下。当导电件110由焊料制成,其具有约15到30微米的高度,此高度较微结构件120的高度较高,其中微结构件120的高度约1到5微米。导电件110以此方式作用为间隔物或作为屏蔽层130b及半导体晶片102之间的支撑构件。屏蔽物130提供电磁干扰屏蔽,且屏蔽层130b经由导电件110、接地垫101、TSV结构106及外部接触点108而接地。
图1C是图1A的多个半导体封装体100的一阵列10在设置屏蔽物130之前的上视图。各导电件110围绕至少一微结构件120而划分出至少一微结构件120的范围,因此形成一凹穴132(请参考图1A),且微结构件120在此凹穴132中,而屏蔽物130闭合此凹穴132。各导电件110可以是形状连续的结构,例如是正方形、矩形、圆形或其他多边形。各半导体封装体100的导电件110可能延伸至半导体封装体100的一部分的晶片102的周围120c,或可能如图1c的实施例所绘示,设置在周围120c。
请参考图2A,图2A绘示出根据本发明的另一实施例的多个半导体封装体200的一阵列20的剖视图。半导体封装体200与前述图1A至图1C的半导体封装体100相似,然而半导体封装体200是通过导电件110而分割。因此,请参考图2B,各导电件110围绕至少一微结构件120而划分出至少一微结构件120的范围,且导电件110延伸至封装200的一部分的晶片102的周围202c。
请参考图3A,图3A绘示出根据本发明的另一实施例的多个半导体封装体300的一阵列30的剖视图。半导体封装体300与图1A至图1C所描述的半导体封装体100相似。然而,各半导体封装体300包括相应于第一及第二微结构件120a、120b的第一及第二凹穴132a及132b。就各封装300而言,两个导电件110分别地围住微结构件120a、120b两者其中之一。
相比较于图1与图2的实施例,各凹穴132a及132b包括较高的高度,这是由于屏蔽物130在覆盖微结构件120a、120b的区域减少其厚度。此外,屏蔽物130包括一开口134,其暴露凹穴132到外界环境。第一微结构件120a可以是例如一微机电开关,而第二微结构件120b可以是例如一微机电扬声器,其具有一振膜以产生声音。开口134帮助声音由第二微结构件120b传送至凹穴132b之外。第一及第二凹穴132a及132b的大小可以不同,且可调整以符合不同型式或不同需求的微机电元件。
请参考图3B,图3B绘示出根据本发明的另一实施例的一半导体封装体32的剖视图。半导体封装体32包括一半导体元件220b及一电连接物125,如焊线。在本实施例中,半导体晶片102例如是一已切割的特殊应用集成电路(ApplicationSpecificIntegratedCircuit,ASIC)芯片,且被放置在一晶片上。为清楚表示图示,已切割的ASIC芯片上只有一部分的半导体封装体结构。
就各封装体32而言,两个导电件110分别地围住半导体元件220a、220b。第一凹穴132a容纳第一半导体元件220a,且第二凹穴132b容纳第二半导体元件220b。第一半导体元件220a可以是例如一微机电元件,如一微机电致动器,而第二半导体元件220b可以是一具有感测膜以感测声音震动的压力的微机电扩音器。第二凹穴132b具有开口134,使第二半导体元件220b(扩音器的膜)可感测环境的震动。第一及第二凹穴132a及132b的大小可以不同,且可调整以符合不同型式或不同需求的微机电元件。
请参考图4A,图4A绘示出根据本发明的另一实施例的多个半导体封装体400的一阵列40在晶片预分割形式。半导体封装体400经由导电件110分割。各导电件110围绕至少一微结构件120而划分出至少一微结构件120的范围。就各封装体400(在图示中由分割虚线所定义)而言,各导电件110以类似于一对一的方式围住一微结构件120。然而,在本实施例中,相邻的封装体400的导电件110是相互连接的,且沿虚线在分割制作工艺中被切割。取决于需要屏敝的微机电元件,屏蔽物130可具有或不具有凹穴132且/或具有或不具有开口134。
请参考图4B,图4B绘示出根据本发明的另一实施例的多个半导体封装体402的一阵列42在晶片预分割形式。半导体封装体402包括一半导体元件220及一电连接物125,如焊线。屏蔽物130包括凹穴132配置在半导体元件220上。屏蔽物130还可包括对齐记号(图示中未绘示),其相应于晶片102上的对齐记号(图示中未绘示),以帮助精确的对准与防止屏蔽物130相对于晶片102的偏移。屏蔽物130经由导电件110、TSV结构106、接地垫101及半导体晶片102的外部接触点108而接地。
屏蔽物130的形成可通过提供一具有多个凹穴132的硅平板或玻璃平板(基层130a),并共形地(conformally)覆盖一金属层在硅平板或玻璃平板130a的底面。前述的金属层是通过溅镀或电镀形成。屏蔽层130b的材料可以是任何前述于图1B的材料。取决于半导体元件220高度,凹穴132的深度可以是例如约20至30微米。然而,屏蔽层130b的厚度及/或凹穴132的尺寸及/或凹穴132的形状可修改以符合设计需求。
一分割制作工艺随之执行于晶片102以形成单独的封装体402。分割制作工艺可以是例如一刀片切割制作工艺。分割制作工艺沿虚线的切割线切割,且可能切过导电件110或切割在导电件110的旁边。在本实施例中的半导体封装体402,屏蔽物130的屏蔽层130b及导电件110配置在晶片120上,共同作用为一种电磁干扰屏蔽以防护各半导体元件220受任何环境发射源的电磁干扰。
本实例中的封装结构用的电磁干扰屏蔽的设计,较佳地可根据产品需求而弹性地调整,因为凹穴的形状及/或位置可相应地修改。此外,相较于其他具有单一电磁干扰屏蔽的多个阵列排列的半导体元件,本实施例中的屏蔽层及环绕于元件的导电件在此提供电磁干扰屏蔽于单独的元件。在这样的方式中,可降低邻近元件的射频干扰且加强电磁干扰屏蔽的效果。
虽然已参考本发明的特定实施例描述和说明本发明,但这些描述和说明并不限制本发明。所属领域的技术人员应了解,可在不脱离由所附权利要求书界定的本发明的真实精神和范围的前提下作各种改变并替换等效物。这些说明可能并没有必要按比例绘制。由于制造技术和制造公差,本发明中的艺术表达方式与实际结构之间可能存在着差别。可能存在着本发明并未具体说明的其他实施例。说明书和附图被认为是说明性而不是限制性的。可作修改以使特定情况、材料、物质的组合物、方法或技术适合本发明的目的、精神和范围。所有所述修改均希望包含在本发明所附权利要求书的范围内。虽然已参考按特定顺序执行的特定操作描述本发明中揭示的方法,但应了解,这些操作可经组合、再分次或重新排序以形成不脱离本发明的教义的等效方法。因此,除非本发明中特别指示,这些操作的顺序和分组并不限制本发明。
Claims (9)
1.一种半导体封装体,其特征在于,包括:
半导体芯片,该半导体芯片包括至少一穿孔,该至少一穿孔的每一者包括一金属插塞及环绕于该金属插塞的一绝缘环,该绝缘环与该金属插塞电性绝缘;
微结构件,配置在该半导体芯片的一上表面上;
导电件,配置在该半导体芯片的该上表面上,该导电件围绕该微结构件而划分出该微结构件的范围,且该导电件形成一凹穴,该微结构件在该凹穴中;以及
屏蔽物,配置在该导电件、该凹穴以及该微结构件上以提供该微结构件电磁干扰屏蔽,且该屏蔽物电连接于该导电件及该至少一穿孔。
2.如权利要求1所述的半导体封装体,其中该导电件延伸至该芯片的一周围。
3.如权利要求1所述的半导体封装体,其中该导电件设置在该芯片的一周围。
4.如权利要求1所述的半导体封装体,其中该屏蔽物包括基层以及金属屏蔽层,该金属屏蔽层覆盖在该基层。
5.如权利要求1所述的半导体封装体,其中该屏蔽物在覆盖该微结构件的区域包括第一厚度,而在未覆盖该微结构件的区域包括第二厚度,且该第一厚度小于该第二厚度。
6.如权利要求5所述的半导体封装体,其中该微结构件包括第一微结构件及第二微结构件,该屏蔽物包括该第一厚度,该第一厚度位在覆盖该第一微结构件及该第二微结构件的区域,且该第二厚度位在未覆盖该第一微结构件及该第二微结构件的区域。
7.一种半导体封装体,其特征在于,包括:
半导体芯片,该半导体芯片包括至少一穿孔,该至少一穿孔的每一者包括一金属插塞及环绕于该金属插塞的一绝缘环,该绝缘环与该金属插塞电性绝缘;
微结构件,配置在该半导体芯片的一上表面上;
导电件,配置在该半导体芯片的该上表面上,该导电件围绕该微结构件而划分出该微结构件的范围;以及
屏蔽物,配置在该微结构件上以提供该微结构件电磁干扰屏蔽,且该屏蔽物电连接于该导电件及该至少一穿孔,其中该屏蔽物在覆盖该微结构件的区域包括第一厚度,而在未覆盖该微结构件的区域包括第二厚度,且该第一厚度小于该第二厚度。
8.如权利要求7所述的半导体封装体,其中该屏蔽物包括开口,该开口暴露一空间于外在环境,该空间在该屏蔽物之下而环绕该微结构件。
9.一种形成半导体封装体的方法,其特征在于,包括:
提供一半导体晶片,该半导体晶片具有多个子单元,该多个子单元的每一者包括至少一穿孔,每一该至少一穿孔包括一金属插塞及环绕于该金属插塞的一绝缘环,该绝缘环与该金属插塞电性绝缘;
设置至少一微结构件在各该子单元;
电连接该微结构件与该半导体晶片;
形成多个导电件在该半导体晶片上,各该导体件环绕至少一该微结构件且形成多个凹穴,该些微结构件在该凹穴中;以及
配置一屏蔽物在该些导体件上以将该些微结构件封闭在该些凹穴,该屏蔽物电连接于该导电件及该至少一穿孔。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201610059551.4A CN105514090A (zh) | 2012-06-11 | 2013-05-16 | 具电磁干扰屏蔽的半导体封装体及其制造方法 |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/493,576 | 2012-06-11 | ||
US13/493,576 US8653634B2 (en) | 2012-06-11 | 2012-06-11 | EMI-shielded semiconductor devices and methods of making |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201610059551.4A Division CN105514090A (zh) | 2012-06-11 | 2013-05-16 | 具电磁干扰屏蔽的半导体封装体及其制造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN103296011A CN103296011A (zh) | 2013-09-11 |
CN103296011B true CN103296011B (zh) | 2016-03-02 |
Family
ID=49096641
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201610059551.4A Pending CN105514090A (zh) | 2012-06-11 | 2013-05-16 | 具电磁干扰屏蔽的半导体封装体及其制造方法 |
CN201310180814.3A Active CN103296011B (zh) | 2012-06-11 | 2013-05-16 | 具电磁干扰屏蔽的半导体封装体及其制造方法 |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201610059551.4A Pending CN105514090A (zh) | 2012-06-11 | 2013-05-16 | 具电磁干扰屏蔽的半导体封装体及其制造方法 |
Country Status (3)
Country | Link |
---|---|
US (1) | US8653634B2 (zh) |
CN (2) | CN105514090A (zh) |
TW (1) | TWI492360B (zh) |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2012016898A2 (de) * | 2010-08-05 | 2012-02-09 | Epcos Ag | Verfahren zur herstellung einer mehrzahl von elektronischen bauelementen mit elektromagnetischer schirmung und insbesondere mit wärmeabführung und elektronisches bauelement mit elektromagnetischer schirmung und insbesondere mit wärmeabführung |
TWI490923B (zh) * | 2013-03-08 | 2015-07-01 | 薄膜裝置 | |
US9726689B1 (en) * | 2013-03-15 | 2017-08-08 | Hanking Electronics Ltd. | Wafer level micro-electro-mechanical systems package with accelerometer and gyroscope |
US9165885B2 (en) * | 2013-12-30 | 2015-10-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Staggered via redistribution layer (RDL) for a package and a method for forming the same |
US20160118353A1 (en) | 2014-10-22 | 2016-04-28 | Infineon Techologies Ag | Systems and Methods Using an RF Circuit on Isolating Material |
KR102377472B1 (ko) | 2015-03-10 | 2022-03-23 | 삼성전자주식회사 | 반도체 패키지 및 그 제조방법 |
US9437576B1 (en) | 2015-03-23 | 2016-09-06 | Advanced Semiconductor Engineering, Inc. | Semiconductor device package and method of manufacturing the same |
US10277275B2 (en) | 2015-09-08 | 2019-04-30 | Google Llc | Audio media streaming device |
US9736531B2 (en) * | 2015-09-08 | 2017-08-15 | Google Inc. | Video media streaming device |
US9661411B1 (en) | 2015-12-01 | 2017-05-23 | Apple Inc. | Integrated MEMS microphone and vibration sensor |
KR102522322B1 (ko) * | 2016-03-24 | 2023-04-19 | 삼성전자주식회사 | 반도체 패키지 |
US9790085B1 (en) | 2016-06-16 | 2017-10-17 | Nxp Usa, Inc. | Actively preventing charge induced leakage of semiconductor devices |
US10386204B2 (en) * | 2017-06-28 | 2019-08-20 | Intel Corporation | Integrated sensor and homologous calibration structure for resonant devices |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW201017835A (en) * | 2008-10-31 | 2010-05-01 | Advanced Semiconductor Eng | Chip package and manufacturing method thereof |
Family Cites Families (147)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE1439460A1 (de) | 1964-10-19 | 1968-12-12 | Siemens Ag | Elektrisches Bauelement,insbesondere Halbleiterbauelement,mit einer aus isolierendemStoff bestehenden Huelle |
JPS59172253A (ja) | 1983-03-18 | 1984-09-28 | Mitsubishi Electric Corp | 半導体装置 |
JPS59189142A (ja) | 1983-04-12 | 1984-10-26 | Ube Ind Ltd | 導電性熱可塑性樹脂組成物 |
US4814205A (en) | 1983-12-02 | 1989-03-21 | Omi International Corporation | Process for rejuvenation electroless nickel solution |
US4821007A (en) | 1987-02-06 | 1989-04-11 | Tektronix, Inc. | Strip line circuit component and method of manufacture |
US5140745A (en) | 1990-07-23 | 1992-08-25 | Mckenzie Jr Joseph A | Method for forming traces on side edges of printed circuit boards and devices formed thereby |
US5557142A (en) | 1991-02-04 | 1996-09-17 | Motorola, Inc. | Shielded semiconductor device package |
US5166772A (en) | 1991-02-22 | 1992-11-24 | Motorola, Inc. | Transfer molded semiconductor device package with integral shield |
US5173764A (en) | 1991-04-08 | 1992-12-22 | Motorola, Inc. | Semiconductor device having a particular lid means and encapsulant to reduce die stress |
JP2616280B2 (ja) | 1991-04-27 | 1997-06-04 | 株式会社村田製作所 | 発振器及びその製造方法 |
DE4340594C2 (de) | 1992-12-01 | 1998-04-09 | Murata Manufacturing Co | Verfahren zur Herstellung und zum Einstellen der Charakteristik eines oberflächenmontierbaren chipförmigen LC-Filters |
US5353498A (en) | 1993-02-08 | 1994-10-11 | General Electric Company | Method for fabricating an integrated circuit module |
US5355016A (en) | 1993-05-03 | 1994-10-11 | Motorola, Inc. | Shielded EPROM package |
FI117224B (fi) | 1994-01-20 | 2006-07-31 | Nec Tokin Corp | Sähkömagneettinen häiriönpoistokappale, ja sitä soveltavat elektroninen laite ja hybridimikropiirielementti |
US6455864B1 (en) | 1994-04-01 | 2002-09-24 | Maxwell Electronic Components Group, Inc. | Methods and compositions for ionizing radiation shielding |
US5639989A (en) | 1994-04-19 | 1997-06-17 | Motorola Inc. | Shielded electronic component assembly and method for making the same |
JP3541491B2 (ja) | 1994-06-22 | 2004-07-14 | セイコーエプソン株式会社 | 電子部品 |
DE4443489C2 (de) | 1994-12-07 | 1997-08-14 | Happich Gmbh Gebr | Verfahren zum Herstellen eines mit Dekormaterialzuschnitten umhüllten Sonnenblendenkörpers einer Fahrzeugsonnenblende |
US5677511A (en) | 1995-03-20 | 1997-10-14 | National Semiconductor Corporation | Overmolded PC board with ESD protection and EMI suppression |
US5600181A (en) | 1995-05-24 | 1997-02-04 | Lockheed Martin Corporation | Hermetically sealed high density multi-chip package |
DE29514398U1 (de) | 1995-09-07 | 1995-10-19 | Siemens AG, 80333 München | Abschirmung für Flachbaugruppen |
US5847930A (en) | 1995-10-13 | 1998-12-08 | Hei, Inc. | Edge terminals for electronic circuit modules |
JP3432982B2 (ja) | 1995-12-13 | 2003-08-04 | 沖電気工業株式会社 | 表面実装型半導体装置の製造方法 |
US5998867A (en) | 1996-02-23 | 1999-12-07 | Honeywell Inc. | Radiation enhanced chip encapsulant |
JP2938820B2 (ja) | 1996-03-14 | 1999-08-25 | ティーディーケイ株式会社 | 高周波モジュール |
US5694300A (en) | 1996-04-01 | 1997-12-02 | Northrop Grumman Corporation | Electromagnetically channelized microwave integrated circuit |
JP2850860B2 (ja) | 1996-06-24 | 1999-01-27 | 住友金属工業株式会社 | 電子部品の製造方法 |
US5776798A (en) | 1996-09-04 | 1998-07-07 | Motorola, Inc. | Semiconductor package and method thereof |
US6150193A (en) | 1996-10-31 | 2000-11-21 | Amkor Technology, Inc. | RF shielded device |
JPH10284935A (ja) | 1997-04-09 | 1998-10-23 | Murata Mfg Co Ltd | 電圧制御発振器およびその製造方法 |
US5895229A (en) | 1997-05-19 | 1999-04-20 | Motorola, Inc. | Microelectronic package including a polymer encapsulated die, and method for forming same |
JP3834426B2 (ja) | 1997-09-02 | 2006-10-18 | 沖電気工業株式会社 | 半導体装置 |
US6566596B1 (en) | 1997-12-29 | 2003-05-20 | Intel Corporation | Magnetic and electric shielding of on-board devices |
JP4147652B2 (ja) | 1998-08-06 | 2008-09-10 | 株式会社島津製作所 | 動力伝達装置 |
US5977626A (en) | 1998-08-12 | 1999-11-02 | Industrial Technology Research Institute | Thermally and electrically enhanced PBGA package |
US6092281A (en) | 1998-08-28 | 2000-07-25 | Amkor Technology, Inc. | Electromagnetic interference shield driver and method |
US6194250B1 (en) | 1998-09-14 | 2001-02-27 | Motorola, Inc. | Low-profile microelectronic package |
JP3617368B2 (ja) | 1999-04-02 | 2005-02-02 | 株式会社村田製作所 | マザー基板および子基板ならびにその製造方法 |
US6376769B1 (en) | 1999-05-18 | 2002-04-23 | Amerasia International Technology, Inc. | High-density electronic package, and method for making same |
US6255143B1 (en) | 1999-08-04 | 2001-07-03 | St. Assembly Test Services Pte Ltd. | Flip chip thermally enhanced ball grid array |
FR2799883B1 (fr) | 1999-10-15 | 2003-05-30 | Thomson Csf | Procede d'encapsulation de composants electroniques |
US6261680B1 (en) | 1999-12-07 | 2001-07-17 | Hughes Electronics Corporation | Electronic assembly with charge-dissipating transparent conformal coating |
DE10002852A1 (de) | 2000-01-24 | 2001-08-02 | Infineon Technologies Ag | Abschirmeinrichtung und elektrisches Bauteil mit einer Abschirmeinrichtung |
US20010033478A1 (en) | 2000-04-21 | 2001-10-25 | Shielding For Electronics, Inc. | EMI and RFI shielding for printed circuit boards |
US6757181B1 (en) | 2000-08-22 | 2004-06-29 | Skyworks Solutions, Inc. | Molded shield structures and method for their fabrication |
US6448632B1 (en) | 2000-08-28 | 2002-09-10 | National Semiconductor Corporation | Metal coated markings on integrated circuit devices |
US6586822B1 (en) | 2000-09-08 | 2003-07-01 | Intel Corporation | Integrated core microelectronic package |
TW454321B (en) | 2000-09-13 | 2001-09-11 | Siliconware Precision Industries Co Ltd | Semiconductor package with heat dissipation structure |
CN2457740Y (zh) | 2001-01-09 | 2001-10-31 | 台湾沛晶股份有限公司 | 集成电路晶片的构装 |
US20020093108A1 (en) | 2001-01-15 | 2002-07-18 | Grigorov Ilya L. | Flip chip packaged semiconductor device having double stud bumps and method of forming same |
US6472743B2 (en) | 2001-02-22 | 2002-10-29 | Siliconware Precision Industries, Co., Ltd. | Semiconductor package with heat dissipating structure |
JP3718131B2 (ja) | 2001-03-16 | 2005-11-16 | 松下電器産業株式会社 | 高周波モジュールおよびその製造方法 |
US6900383B2 (en) | 2001-03-19 | 2005-05-31 | Hewlett-Packard Development Company, L.P. | Board-level EMI shield that adheres to and conforms with printed circuit board component and board surfaces |
JP3878430B2 (ja) | 2001-04-06 | 2007-02-07 | 株式会社ルネサステクノロジ | 半導体装置 |
TW495943B (en) | 2001-04-18 | 2002-07-21 | Siliconware Precision Industries Co Ltd | Semiconductor package article with heat sink structure and its manufacture method |
US6614102B1 (en) | 2001-05-04 | 2003-09-02 | Amkor Technology, Inc. | Shielded semiconductor leadframe package |
US6686649B1 (en) | 2001-05-14 | 2004-02-03 | Amkor Technology, Inc. | Multi-chip semiconductor package with integral shield and antenna |
JP3645197B2 (ja) | 2001-06-12 | 2005-05-11 | 日東電工株式会社 | 半導体装置およびそれに用いる半導体封止用エポキシ樹脂組成物 |
JP3865601B2 (ja) | 2001-06-12 | 2007-01-10 | 日東電工株式会社 | 電磁波抑制体シート |
US6740959B2 (en) | 2001-08-01 | 2004-05-25 | International Business Machines Corporation | EMI shielding for semiconductor chip carriers |
US6856007B2 (en) | 2001-08-28 | 2005-02-15 | Tessera, Inc. | High-frequency chip packages |
TW550997B (en) | 2001-10-18 | 2003-09-01 | Matsushita Electric Ind Co Ltd | Module with built-in components and the manufacturing method thereof |
KR100431180B1 (ko) | 2001-12-07 | 2004-05-12 | 삼성전기주식회사 | 표면 탄성파 필터 패키지 제조방법 |
JP2003273571A (ja) | 2002-03-18 | 2003-09-26 | Fujitsu Ltd | 素子間干渉電波シールド型高周波モジュール |
US7633765B1 (en) | 2004-03-23 | 2009-12-15 | Amkor Technology, Inc. | Semiconductor package including a top-surface metal layer for implementing circuit features |
WO2004010499A1 (ja) | 2002-07-19 | 2004-01-29 | Matsushita Electric Industrial Co., Ltd. | モジュール部品 |
JP3738755B2 (ja) | 2002-08-01 | 2006-01-25 | 日本電気株式会社 | チップ部品を備える電子装置 |
US6740546B2 (en) | 2002-08-21 | 2004-05-25 | Micron Technology, Inc. | Packaged microelectronic devices and methods for assembling microelectronic devices |
JP4178880B2 (ja) | 2002-08-29 | 2008-11-12 | 松下電器産業株式会社 | モジュール部品 |
US6781231B2 (en) | 2002-09-10 | 2004-08-24 | Knowles Electronics Llc | Microelectromechanical system package with environmental and interference shield |
US7205647B2 (en) | 2002-09-17 | 2007-04-17 | Chippac, Inc. | Semiconductor multi-package module having package stacked over ball grid array package and having wire bond interconnect between stacked packages |
US6962869B1 (en) | 2002-10-15 | 2005-11-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | SiOCH low k surface protection layer formation by CxHy gas plasma treatment |
US7098117B2 (en) | 2002-10-18 | 2006-08-29 | The Regents Of The University Of Michigan | Method of fabricating a package with substantially vertical feedthroughs for micromachined or MEMS devices |
US6929974B2 (en) | 2002-10-18 | 2005-08-16 | Motorola, Inc. | Feedthrough design and method for a hermetically sealed microdevice |
US6998532B2 (en) | 2002-12-24 | 2006-02-14 | Matsushita Electric Industrial Co., Ltd. | Electronic component-built-in module |
JP4342174B2 (ja) * | 2002-12-27 | 2009-10-14 | 新光電気工業株式会社 | 電子デバイス及びその製造方法 |
US20040150097A1 (en) | 2003-01-30 | 2004-08-05 | International Business Machines Corporation | Optimized conductive lid mounting for integrated circuit chip carriers |
TWI235469B (en) | 2003-02-07 | 2005-07-01 | Siliconware Precision Industries Co Ltd | Thermally enhanced semiconductor package with EMI shielding |
US7187060B2 (en) | 2003-03-13 | 2007-03-06 | Sanyo Electric Co., Ltd. | Semiconductor device with shield |
WO2004093506A2 (en) | 2003-04-15 | 2004-10-28 | Wavezero, Inc. | Electomagnetic interference shielding for a printed circuit board |
US6838776B2 (en) | 2003-04-18 | 2005-01-04 | Freescale Semiconductor, Inc. | Circuit device with at least partial packaging and method for forming |
JP4377157B2 (ja) | 2003-05-20 | 2009-12-02 | Necエレクトロニクス株式会社 | 半導体装置用パッケージ |
TWI236118B (en) | 2003-06-18 | 2005-07-11 | Advanced Semiconductor Eng | Package structure with a heat spreader and manufacturing method thereof |
US7129422B2 (en) | 2003-06-19 | 2006-10-31 | Wavezero, Inc. | EMI absorbing shielding for a printed circuit board |
US7045868B2 (en) | 2003-07-31 | 2006-05-16 | Motorola, Inc. | Wafer-level sealed microdevice having trench isolation and methods for making the same |
JP4206858B2 (ja) | 2003-08-04 | 2009-01-14 | 双葉電子工業株式会社 | 電界電子放出素子 |
JP2005072095A (ja) | 2003-08-20 | 2005-03-17 | Alps Electric Co Ltd | 電子回路ユニットおよびその製造方法 |
KR100541084B1 (ko) | 2003-08-20 | 2006-01-11 | 삼성전기주식회사 | 표면 탄성파 필터 패키지 제조방법 및 그에 사용되는패키지 시트 |
US7372151B1 (en) | 2003-09-12 | 2008-05-13 | Asat Ltd. | Ball grid array package and process for manufacturing same |
US7030469B2 (en) | 2003-09-25 | 2006-04-18 | Freescale Semiconductor, Inc. | Method of forming a semiconductor package and structure thereof |
US6943423B2 (en) | 2003-10-01 | 2005-09-13 | Optopac, Inc. | Electronic package of photo-image sensors in cellular phone camera modules, and the fabrication and assembly thereof |
US6992400B2 (en) | 2004-01-30 | 2006-01-31 | Nokia Corporation | Encapsulated electronics device with improved heat dissipation |
CN1670978B (zh) * | 2004-02-26 | 2010-12-29 | 京瓷株式会社 | 电子装置的制造方法 |
US7608534B2 (en) | 2004-06-02 | 2009-10-27 | Analog Devices, Inc. | Interconnection of through-wafer vias using bridge structures |
JP4271625B2 (ja) | 2004-06-30 | 2009-06-03 | 株式会社フジクラ | 半導体パッケージ及びその製造方法 |
US7276724B2 (en) | 2005-01-20 | 2007-10-02 | Nanosolar, Inc. | Series interconnected optoelectronic device module assembly |
US7327015B2 (en) | 2004-09-20 | 2008-02-05 | Advanced Semiconductor Engineering, Inc. | Semiconductor device package |
US7204737B2 (en) | 2004-09-23 | 2007-04-17 | Temic Automotive Of North America, Inc. | Hermetically sealed microdevice with getter shield |
JP4453509B2 (ja) | 2004-10-05 | 2010-04-21 | パナソニック株式会社 | シールドケースを装着された高周波モジュールとこの高周波モジュールを用いた電子機器 |
US7629674B1 (en) | 2004-11-17 | 2009-12-08 | Amkor Technology, Inc. | Shielded package having shield fence |
JP2006173557A (ja) | 2004-11-22 | 2006-06-29 | Toshiba Corp | 中空型半導体装置とその製造方法 |
US7633170B2 (en) | 2005-01-05 | 2009-12-15 | Advanced Semiconductor Engineering, Inc. | Semiconductor device package and manufacturing method thereof |
US7656047B2 (en) | 2005-01-05 | 2010-02-02 | Advanced Semiconductor Engineering, Inc. | Semiconductor device package and manufacturing method |
JP2006190767A (ja) | 2005-01-05 | 2006-07-20 | Shinko Electric Ind Co Ltd | 半導体装置 |
KR20070116097A (ko) | 2005-03-16 | 2007-12-06 | 야마하 가부시키가이샤 | 반도체 장치, 반도체 장치의 제조 방법, 및 덮개 프레임 |
US7884432B2 (en) * | 2005-03-22 | 2011-02-08 | Ametek, Inc. | Apparatus and methods for shielding integrated circuitry |
US7446265B2 (en) | 2005-04-15 | 2008-11-04 | Parker Hannifin Corporation | Board level shielding module |
EP1715520B1 (fr) | 2005-04-21 | 2010-03-03 | St Microelectronics S.A. | Dispositif de protection d'un circuit électronique |
JP4614278B2 (ja) | 2005-05-25 | 2011-01-19 | アルプス電気株式会社 | 電子回路ユニット、及びその製造方法 |
US20090002969A1 (en) | 2007-06-27 | 2009-01-01 | Rf Micro Devices, Inc. | Field barrier structures within a conformal shield |
US7451539B2 (en) | 2005-08-08 | 2008-11-18 | Rf Micro Devices, Inc. | Method of making a conformal electromagnetic interference shield |
WO2007058280A1 (ja) * | 2005-11-16 | 2007-05-24 | Kyocera Corporation | 電子部品封止用基板および複数個取り形態の電子部品封止用基板、並びに電子部品封止用基板を用いた電子装置および電子装置の製造方法 |
WO2007060784A1 (ja) | 2005-11-28 | 2007-05-31 | Murata Manufacturing Co., Ltd. | 回路モジュールの製造方法および回路モジュール |
DE102005057891B4 (de) | 2005-12-02 | 2007-10-18 | Gkss-Forschungszentrum Geesthacht Gmbh | Verfahren und Vorrichtung zum Verbinden eines Kunstoff-Werkstücks mit einem weiteren Werkstück |
US7445968B2 (en) | 2005-12-16 | 2008-11-04 | Sige Semiconductor (U.S.), Corp. | Methods for integrated circuit module packaging and integrated circuit module packages |
US7342303B1 (en) | 2006-02-28 | 2008-03-11 | Amkor Technology, Inc. | Semiconductor device having RF shielding and method therefor |
DE102006019080B3 (de) | 2006-04-25 | 2007-08-30 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. | Herstellungsverfahren für ein gehäustes Bauelement |
US20080128890A1 (en) | 2006-11-30 | 2008-06-05 | Advanced Semiconductor Engineering, Inc. | Chip package and fabricating process thereof |
WO2008093414A1 (ja) | 2007-01-31 | 2008-08-07 | Fujitsu Microelectronics Limited | 半導体装置及びその製造方法 |
US7576415B2 (en) | 2007-06-15 | 2009-08-18 | Advanced Semiconductor Engineering, Inc. | EMI shielded semiconductor package |
US7745910B1 (en) | 2007-07-10 | 2010-06-29 | Amkor Technology, Inc. | Semiconductor device having RF shielding and method therefor |
US20090035895A1 (en) | 2007-07-30 | 2009-02-05 | Advanced Semiconductor Engineering, Inc. | Chip package and chip packaging process thereof |
US7651889B2 (en) | 2007-09-13 | 2010-01-26 | Freescale Semiconductor, Inc. | Electromagnetic shield formation for integrated circuit die package |
EP2051298B1 (en) | 2007-10-18 | 2012-09-19 | Sencio B.V. | Integrated Circuit Package |
US8212339B2 (en) | 2008-02-05 | 2012-07-03 | Advanced Semiconductor Engineering, Inc. | Semiconductor device packages with electromagnetic interference shielding |
US8022511B2 (en) | 2008-02-05 | 2011-09-20 | Advanced Semiconductor Engineering, Inc. | Semiconductor device packages with electromagnetic interference shielding |
US8350367B2 (en) | 2008-02-05 | 2013-01-08 | Advanced Semiconductor Engineering, Inc. | Semiconductor device packages with electromagnetic interference shielding |
TWI358117B (en) * | 2008-02-05 | 2012-02-11 | Advanced Semiconductor Eng | Packaging structure and packaging method thereof |
US7989928B2 (en) | 2008-02-05 | 2011-08-02 | Advanced Semiconductor Engineering Inc. | Semiconductor device packages with electromagnetic interference shielding |
US8115285B2 (en) | 2008-03-14 | 2012-02-14 | Advanced Semiconductor Engineering, Inc. | Advanced quad flat no lead chip package having a protective layer to enhance surface mounting and manufacturing methods thereof |
US7906371B2 (en) | 2008-05-28 | 2011-03-15 | Stats Chippac, Ltd. | Semiconductor device and method of forming holes in substrate to interconnect top shield and ground shield |
TWI453877B (zh) | 2008-11-07 | 2014-09-21 | Advanced Semiconductor Eng | 內埋晶片封裝的結構及製程 |
US7829981B2 (en) | 2008-07-21 | 2010-11-09 | Advanced Semiconductor Engineering, Inc. | Semiconductor device packages with electromagnetic interference shielding |
US8410584B2 (en) | 2008-08-08 | 2013-04-02 | Advanced Semiconductor Engineering, Inc. | Semiconductor device packages with electromagnetic interference shielding |
US20100207257A1 (en) | 2009-02-17 | 2010-08-19 | Advanced Semiconductor Engineering, Inc. | Semiconductor package and manufacturing method thereof |
US8110902B2 (en) | 2009-02-19 | 2012-02-07 | Advanced Semiconductor Engineering, Inc. | Chip package and manufacturing method thereof |
US8212340B2 (en) | 2009-07-13 | 2012-07-03 | Advanced Semiconductor Engineering, Inc. | Chip package and manufacturing method thereof |
CN101638212A (zh) * | 2009-09-08 | 2010-02-03 | 华中科技大学 | 微机电***圆片级真空封装导线互连结构及其制造方法 |
US8368185B2 (en) | 2009-11-19 | 2013-02-05 | Advanced Semiconductor Engineering, Inc. | Semiconductor device packages with electromagnetic interference shielding |
US8378466B2 (en) | 2009-11-19 | 2013-02-19 | Advanced Semiconductor Engineering, Inc. | Wafer-level semiconductor device packages with electromagnetic interference shielding |
US8030750B2 (en) | 2009-11-19 | 2011-10-04 | Advanced Semiconductor Engineering, Inc. | Semiconductor device packages with electromagnetic interference shielding |
TWI497679B (zh) | 2009-11-27 | 2015-08-21 | Advanced Semiconductor Eng | 半導體封裝件及其製造方法 |
CN102194769A (zh) * | 2010-03-11 | 2011-09-21 | 国碁电子(中山)有限公司 | 芯片封装结构及方法 |
US8551799B2 (en) * | 2010-05-06 | 2013-10-08 | Stmicroelectronics S.R.L. | Encapsulated micro-electro-mechanical device, in particular a MEMS acoustic transducer |
KR101855294B1 (ko) * | 2010-06-10 | 2018-05-08 | 삼성전자주식회사 | 반도체 패키지 |
CN102324416B (zh) * | 2010-09-16 | 2015-07-22 | 日月光半导体制造股份有限公司 | 整合屏蔽膜及天线的半导体封装件 |
EP2514713B1 (en) * | 2011-04-20 | 2013-10-02 | Tronics Microsystems S.A. | A micro-electromechanical system (MEMS) device |
-
2012
- 2012-06-11 US US13/493,576 patent/US8653634B2/en active Active
-
2013
- 2013-04-23 TW TW102114395A patent/TWI492360B/zh active
- 2013-05-16 CN CN201610059551.4A patent/CN105514090A/zh active Pending
- 2013-05-16 CN CN201310180814.3A patent/CN103296011B/zh active Active
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW201017835A (en) * | 2008-10-31 | 2010-05-01 | Advanced Semiconductor Eng | Chip package and manufacturing method thereof |
Also Published As
Publication number | Publication date |
---|---|
TWI492360B (zh) | 2015-07-11 |
US20130328176A1 (en) | 2013-12-12 |
TW201351601A (zh) | 2013-12-16 |
CN105514090A (zh) | 2016-04-20 |
US8653634B2 (en) | 2014-02-18 |
CN103296011A (zh) | 2013-09-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN103296011B (zh) | 具电磁干扰屏蔽的半导体封装体及其制造方法 | |
US10849257B2 (en) | Module | |
JP5400094B2 (ja) | 半導体パッケージ及びその実装方法 | |
JP5524322B2 (ja) | 高密度コンタクトを有するリードレス集積回路パッケージ及びその製造方法 | |
TWI387070B (zh) | 晶片封裝體及其製作方法 | |
KR20080081341A (ko) | 몰드형 어레이 패키지에 통합 무선 주파수 차폐물을제공하는 방법 및 시스템 | |
US9589906B2 (en) | Semiconductor device package and method of manufacturing the same | |
JP5953703B2 (ja) | リードフレームおよび半導体装置 | |
US10797004B2 (en) | Semiconductor device package | |
JP2006196709A (ja) | 半導体装置およびその製造方法 | |
WO2017006633A1 (ja) | 半導体装置および半導体装置の製造方法 | |
KR100611291B1 (ko) | 회로 장치, 회로 모듈 및 회로 장치의 제조 방법 | |
JP2017191895A (ja) | 半導体装置および半導体装置の製造方法 | |
US20120286410A1 (en) | Semiconductor device packaging method and semiconductor device package | |
US20120248585A1 (en) | Electromagnetic interference shielding structure for integrated circuit substrate and method for fabricating the same | |
CN101141838A (zh) | 传声器封装结构 | |
JP2007227596A (ja) | 半導体モジュール及びその製造方法 | |
JP2009290141A (ja) | 半導体モジュールおよびその製造方法、ならびに携帯機器 | |
US9748163B1 (en) | Die support for enlarging die size | |
CN218371758U (zh) | 集成电路封装和支撑基板 | |
US20170018487A1 (en) | Thermal enhancement for quad flat no lead (qfn) packages | |
JP4652428B2 (ja) | 半導体装置およびその製造方法 | |
CN101385134B (zh) | 具有导电油墨的倒装芯片模制无引线封装 | |
JP5283946B2 (ja) | 半導体装置およびそれに用いる複合リードフレーム | |
JP2022146222A (ja) | 半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant |