CN103218011B - 基于soc芯片的时钟树结构的设计方法 - Google Patents
基于soc芯片的时钟树结构的设计方法 Download PDFInfo
- Publication number
- CN103218011B CN103218011B CN201310073632.6A CN201310073632A CN103218011B CN 103218011 B CN103218011 B CN 103218011B CN 201310073632 A CN201310073632 A CN 201310073632A CN 103218011 B CN103218011 B CN 103218011B
- Authority
- CN
- China
- Prior art keywords
- circuit
- clock
- common
- common ground
- stage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Design And Manufacture Of Integrated Circuits (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
Description
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201310073632.6A CN103218011B (zh) | 2013-03-08 | 2013-03-08 | 基于soc芯片的时钟树结构的设计方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201310073632.6A CN103218011B (zh) | 2013-03-08 | 2013-03-08 | 基于soc芯片的时钟树结构的设计方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN103218011A CN103218011A (zh) | 2013-07-24 |
CN103218011B true CN103218011B (zh) | 2016-06-01 |
Family
ID=48815906
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201310073632.6A Active CN103218011B (zh) | 2013-03-08 | 2013-03-08 | 基于soc芯片的时钟树结构的设计方法 |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN103218011B (zh) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104462672A (zh) * | 2014-11-25 | 2015-03-25 | 上海高性能集成电路设计中心 | 一种时钟偏斜估算方法 |
CN106777437B (zh) * | 2015-11-24 | 2020-05-19 | 龙芯中科技术有限公司 | 时钟***的构造方法、装置和时钟*** |
CN107437935A (zh) * | 2017-07-31 | 2017-12-05 | 湖北三江航天红峰控制有限公司 | 一种同源同步时钟电路 |
CN110134178B (zh) * | 2019-04-29 | 2023-04-07 | 中山大学 | 一种无线时钟树、方法和电路 |
CN116959519B (zh) * | 2023-09-20 | 2023-12-15 | 深圳比特微电子科技有限公司 | 存储设备、包含该存储设备的片上***和计算装置 |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1728151A (zh) * | 2004-07-31 | 2006-02-01 | 普诚科技股份有限公司 | 动态平衡时钟树枝电路的方法 |
CN102799698A (zh) * | 2011-05-26 | 2012-11-28 | 国际商业机器公司 | 一种用于专用集成电路的时钟树规划的方法和*** |
-
2013
- 2013-03-08 CN CN201310073632.6A patent/CN103218011B/zh active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1728151A (zh) * | 2004-07-31 | 2006-02-01 | 普诚科技股份有限公司 | 动态平衡时钟树枝电路的方法 |
CN102799698A (zh) * | 2011-05-26 | 2012-11-28 | 国际商业机器公司 | 一种用于专用集成电路的时钟树规划的方法和*** |
Non-Patent Citations (1)
Title |
---|
一种高效时钟树综合实现方法;邓尧之 等;《集成电路设计、制造与应用》;20120331;第37卷(第3期);正文第169-179页 * |
Also Published As
Publication number | Publication date |
---|---|
CN103218011A (zh) | 2013-07-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN103218011B (zh) | 基于soc芯片的时钟树结构的设计方法 | |
US20060090153A1 (en) | Method and apparatus for reducing power consumption in an integrated circuit chip | |
CN102611951B (zh) | 用于降低以太网无源光网络物理层集成电路***功耗的方法 | |
CN103560963A (zh) | 一种OpenFlow流表存储空间压缩方法 | |
Pandey et al. | Low power VLSI circuit design with efficient HDL coding | |
US7616043B2 (en) | Methods and apparatus for managing LSI power consumption and degradation using clock signal conditioning | |
CN105897261A (zh) | 时钟同步方法 | |
CN103152051B (zh) | 一种低功耗逐次逼近型模数转换器 | |
CN103414784B (zh) | 支持应急模式的云计算资源调度方法 | |
CN114167943A (zh) | 一种可编程逻辑芯片的时钟偏移可调的芯片时钟架构 | |
CN106960087A (zh) | 一种时钟分布网络结构及其生成方法 | |
CN105718679A (zh) | 一种fpga的资源布局方法及装置 | |
Paik et al. | Implementation of pulsed-latch and pulsed-register circuits to minimize clocking power | |
Tehrani et al. | Multi-output majority gate-based design optimization by using evolutionary algorithm | |
CN103390071A (zh) | 一种可重构算子阵列的层次化互连结构 | |
CN102955494A (zh) | 一种wlan芯片的时钟树实现方法和电路 | |
CN106134084B (zh) | 电流模式时钟分配 | |
CN104133545A (zh) | ***芯片的电源管理模块的状态机及其创建方法 | |
Qi et al. | An energy-efficient near/sub-threshold FPGA interconnect architecture using dynamic voltage scaling and power-gating | |
CN105281711A (zh) | 一种基于cnfet的单边沿脉冲信号发生器 | |
CN115796249A (zh) | 面向chiplet互连的神经网络芯片层切换映射方法 | |
Deng et al. | Fast synthesis of low power clock trees based on register clustering | |
Ninomiya et al. | Task allocation and scheduling for voltage-frequency islands applied NOC-based MPSOC considering network congestion | |
CN104678815A (zh) | Fpga芯片的接口结构及配置方法 | |
Zhao et al. | A Real-time Reconfigurable Edge computing System in Industrial Internet of Things Based on FPGA |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
CB02 | Change of applicant information |
Address after: 350000 Fuzhou Gulou District, Fujian, software Avenue, building 89, No. 18 Applicant after: FUZHOU ROCKCHIP ELECTRONICS CO., LTD. Address before: 350000 Fuzhou Gulou District, Fujian, software Avenue, building 89, No. 18 Applicant before: Fuzhou Rockchip Semiconductor Co., Ltd. |
|
COR | Change of bibliographic data | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CP01 | Change in the name or title of a patent holder | ||
CP01 | Change in the name or title of a patent holder |
Address after: 350000 building, No. 89, software Avenue, Gulou District, Fujian, Fuzhou 18, China Patentee after: Ruixin Microelectronics Co., Ltd Address before: 350000 building, No. 89, software Avenue, Gulou District, Fujian, Fuzhou 18, China Patentee before: Fuzhou Rockchips Electronics Co.,Ltd. |