CN102571005A - Rail-to-rail operational amplifier - Google Patents

Rail-to-rail operational amplifier Download PDF

Info

Publication number
CN102571005A
CN102571005A CN2010106053593A CN201010605359A CN102571005A CN 102571005 A CN102571005 A CN 102571005A CN 2010106053593 A CN2010106053593 A CN 2010106053593A CN 201010605359 A CN201010605359 A CN 201010605359A CN 102571005 A CN102571005 A CN 102571005A
Authority
CN
China
Prior art keywords
rail
input stage
operational amplifier
pmos
mirror image
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN2010106053593A
Other languages
Chinese (zh)
Other versions
CN102571005B (en
Inventor
程亮
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
CSMC Technologies Corp
Original Assignee
CSMC Technologies Corp
Wuxi CSMC Semiconductor Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by CSMC Technologies Corp, Wuxi CSMC Semiconductor Co Ltd filed Critical CSMC Technologies Corp
Priority to CN201010605359.3A priority Critical patent/CN102571005B/en
Publication of CN102571005A publication Critical patent/CN102571005A/en
Application granted granted Critical
Publication of CN102571005B publication Critical patent/CN102571005B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Amplifiers (AREA)

Abstract

The invention discloses a rail-to-rail operational amplifier which comprises an operational amplification input stage, a buck stage and an output stage, wherein the operational amplification input stage comprises a PMOS (P-channel Metal Oxide Semiconductor) input stage and an NMOS (N-channel metal oxide semiconductor) input stage; and the operational amplification input stage also comprises a mirror image input stage, wherein the mirror image input stage, the PMOS input stage and the NMOS input stage are input in parallel. On the premise that the circuit complexity is not obviously increased, the rail-to-rail operational amplifier can be applied to the 1.8V even lower power voltage conditions, the power consumption of the circuit is greatly lowered, and the design requirement of low voltage and low energy consumption can be satisfied.

Description

Rail-to-rail operational amplifier
[technical field]
To the present invention relates to a kind of IC design, relate in particular to monolithic operational amplifier, the input capability of rail-to-rail in order obtaining (rail to rail).
[background technology]
The industry trends that has the electronic system of operational amplifier just develops towards the direction of the lower operating voltage that is provided by battery supply.Like this, amplifier except the regulation such as high input impedance, low input offset voltage, low noise, the wide bandwidth that require to have traditional amplifier, export the driving force at a high speed and fully, also requires the work of low pressure single supply when using.Though various types of input stages are all by single-power voltage source power supply, the low-voltage of amplifier work is but different because of the manufacturing process of the type of input stage and integrated circuit.
Rail-to-rail operational amplifier be a kind of can be in common-mode voltage range (being commonly referred to rail-to-rail voltage range) operational amplifier of operate as normal.Because supply voltage reduces rapidly along with reducing of technology characteristics size, the I/O scope of the operational amplifier of traditional structure also reduces immediately, thereby the signal to noise ratio of signal also correspondingly diminishes; In order to obtain enough signal to noise ratios, operational amplifier requires to handle rail-to-rail input/output voltage scope.
With reference to shown in Figure 1; In order to make traditional rail-to-rail operational amplifier can be applied to the low pressure condition; Conventional solution is the threshold voltage vt h to Vth0 that links to each other the source electrode of PMOS input stage with substrate and reduce the PMOS input stage; And then supply voltage is reduced, enlarged the common-mode input range of circuit indirectly.But this structural circuit still can't be applied to the design under the 1.8V supply voltage condition.As shown in Figure 2; When supply voltage is reduced to 1.8V or even when lower from 3.3V; The maximum ICMR of PMOS input stage will be lower than the minimum ICMR of NMOS input stage; Near VDD/2, produce the problem that input was lost efficacy, also can't address this problem although the threshold voltage of PMOS input stage is reduced to Vth0.
In view of above drawback, but be necessary to provide a kind of rail-to-rail operational amplifier of improvement to solve above-mentioned defective.
[summary of the invention]
The object of the present invention is to provide a kind of rail-to-rail operational amplifier that can also can suppress leakage current at operation at low power supply voltage.
For addressing the above problem, the present invention provides a kind of rail-to-rail operational amplifier, and it comprises: amplifier input stage, buck stages and output stage, and said amplifier input stage comprises PMOS input stage and NMOS input stage; It is characterized in that: said amplifier input stage also comprises the mirror image input stage, said mirror image input stage and PMOS input stage, three grades of parallelly connected inputs of NMOS input stage.
Alternatively, the circuit of said buck stages is the N-WELL reduction voltage circuit that is used to control PMOS input pipe underlayer voltage.
Alternatively, said mirror image input stage is a PMOS mirror image input stage, is used for the electric current of the said PMOS input stage of mirror image, and said electric current is introduced the N-WELL reduction voltage circuit.
Alternatively, said output stage adopts the CASCODE output stage.
Alternatively, said PMOS input stage is made up of a pair of PMOS pipe M1, M2.
Alternatively, said NMOS input stage is made up of a pair of NMOS pipe M4, M5.
Alternatively, said mirror image PMOS input stage comprises by metal-oxide-semiconductor M20, metal-oxide-semiconductor M21 and is used for the metal-oxide-semiconductor M22 of said current mirror to the N-WELL reduction voltage circuit.
Alternatively, the N-WELL reduction voltage circuit of said rail-to-rail operational amplifier comprises metal-oxide-semiconductor M23 that is connected with the metal-oxide-semiconductor M22 of mirror image PMOS input stage and the metal-oxide-semiconductor M25 that is used to suppress leakage current.
Alternatively, the circuit of said mirror image PMOS input stage reflects the operating state of PMOS input pipe in the PMOS input stage accurately.
Compared with prior art; Above-mentioned rail-to-rail operational amplifier has the following advantages: obviously increase under the prerequisite of circuit complexity not having; Rail-to-rail operational amplifier can be applied under 1.8V even the lower supply voltage condition; Significantly reduce the power consumption of circuit, can satisfy the designing requirement of low-voltage and low-power dissipation.
[description of drawings]
Fig. 1 is the electrical block diagram of rail-to-rail operational amplifier in the prior art;
Fig. 2 is the ICMR sketch map of rail-to-rail operational amplifier in the prior art;
Fig. 3 is the electrical block diagram of the rail-to-rail operational amplifier of the present invention;
Fig. 4 is the principle key diagram of buck stages in the rail-to-rail operational amplifier shown in Figure 3.
[embodiment]
Rail-to-rail operational amplifier be a kind of can be in common-mode voltage range (being commonly referred to rail-to-rail voltage range) operational amplifier of operate as normal.Because supply voltage reduces rapidly along with reducing of technology characteristics size, the I/O scope of the operational amplifier of traditional structure also reduces immediately, thereby the signal to noise ratio of signal also correspondingly diminishes; In order to obtain enough signal to noise ratios, operational amplifier requires to handle rail-to-rail input/output voltage scope.Usually, traditional rail-to-rail operational amplifier basically all is the multi-stage operational amplifier that adopts amplifier input stage and CASCODE output stage to constitute.Amplifier input stage and CASCODE output stage can be handled rail-to-rail voltage range, and the CASCODE output stage has stronger load driving ability and efficient, and therefore this rail-to-rail operational amplifier can be as the output buffer stage of analog circuit.
In fact the amplifier input stage is exactly the input structure that adopts NMOS input stage and the parallel connection of PMOS input stage secondary to realize simultaneously.When supply voltage is reduced to 1.8V or even when lower from 3.3V, then the computing NMOS input stage and the PMOS input stage of amplifying in the input stage ended near input voltage is VDD/2 simultaneously, failure state occurs.
With reference to shown in Figure 3, it is the execution mode of the rail-to-rail operational amplifier of the present invention, and it comprises: amplifier input stage, buck stages and CASCODE output stage.Said amplifier input stage has increased the mirror image PMOS input stage of a said PMOS input stage of mirror image, realizes NMOS input stage, PMOS input stage and three grades of parallel connection inputs of mirror image PMOS input stage.The circuit of said buck stages is the N-WELL reduction voltage circuit that is used to control PMOS input pipe underlayer voltage, and said mirror image PMOS input stage is used for the electric current of the said PMOS input stage of mirror image, and this electric current is introduced said N-WELL reduction voltage circuit.
Metal-oxide-semiconductor M1 and metal-oxide-semiconductor M2 form the PMOS input pipe of PMOS input stage.Metal-oxide-semiconductor M4 and metal-oxide-semiconductor M5 are for forming the NMOS input pipe of NMOS input stage.Metal-oxide-semiconductor M20 and metal-oxide-semiconductor M21 be for forming the PMOS input pipe of mirror image PMOS input stage, metal-oxide-semiconductor M22 the current mirror in the mirror image PMOS input stage in the N-WELL reduction voltage circuit of buck stages.The circuit design of mirror image PMOS input stage can accurately reflect the operating state of PMOS input pipe in the PMOS input stage; When the grid common-mode voltage of PMOS input pipe in the PMOS input stage raises; PMOS input pipe electric current reduces and finally shutoff in the PMOS input stage, and the effect of mirror image PMOS input stage promptly is reflected to the running status of PMOS input stage in the buck stages.
With reference to shown in Figure 4, it is buck stages principle key diagram in the rail-to-rail operational amplifier of the present invention.
With reference to shown in Figure 3, the circuit of the buck stages in the rail-to-rail operational amplifier of the present invention is the N-WELL reduction voltage circuit, and wherein metal-oxide-semiconductor M25 does the diode connection, makes the voltage VDST of its VSD greater than the circuit tail current M3 of PMOS input stage.Thereby guarantee when the grid common-mode voltage of PMOS input pipe in the PMOS input stage becomes big, make source electrode and the design that underlayer voltage can be realized Fig. 4 of the PMOS input pipe of PMOS input stage.
By the threshold voltage formula Can know that when VSB is correct time, the absolute value of the threshold voltage vt h of PMOS input pipe will diminish, increasing the ICMR upper limit of PMOS input stage circuit, and guarantee to satisfy V under the low pressure condition DD-V Dsat_M3-| V Th, P|>V Gs_M4+ V Dsat_M6+ V SS
The grid common-mode voltage of PMOS input pipe is prescribed a time limit above the going up of ICMR of PMOS input stage circuit in the PMOS input stage circuit; The electric current of PMOS input stage circuit will reduce and finally cause the PMOS input pipe to turn-off; What the source voltage of metal-oxide-semiconductor M1 and metal-oxide-semiconductor M2 will become in the PMOS input stage circuit is very big; PN junction meeting positively biased in the PMOS input stage produces big substrate leakage current.In the case, the input signal of the circuit of mirror image PMOS input stage and the circuit of PMOS input stage is identical, metal-oxide-semiconductor M22 the current mirror in the mirror image PMOS input stage in the N-WELL reduction voltage circuit.At this moment, the N-WELL reduction voltage circuit reflects the operating state of PMOS input pipe in the PMOS input stage accurately.Because of the electric current in the PMOS input stage reduces and finally shutoff; Electric current among the metal-oxide-semiconductor M22 also variation synchronously also is mirrored to metal-oxide-semiconductor M23 according to a certain percentage; Reduce to promote the voltage of PMOS input pipe substrate at last through the voltage at leakage two ends, metal-oxide-semiconductor M25 source, make PN junction instead suppress leakage current partially.The circuit of said mirror image PMOS input stage and N-WELL reduction voltage circuit synergy raising PMOS input pipe close the underlayer voltage of having no progeny, and then suppress substrate leakage current.
In sum; The rail-to-rail operational amplifier of the present invention obviously increases under the prerequisite of circuit complexity not having; Make rail-to-rail operational amplifier can be applied to significantly reduce the power consumption of circuit under 1.8V even the lower supply voltage condition, can satisfy the designing requirement of low-voltage and low-power dissipation; While also suppresses the substrate leakage current of PMOS input pipe cleverly.
Though the present invention discloses as above with preferred embodiment, the present invention is defined in this.Any those skilled in the art are not breaking away from the spirit and scope of the present invention, all can do various changes and modification, so protection scope of the present invention should be as the criterion with claim institute restricted portion.

Claims (9)

1. rail-to-rail operational amplifier, it comprises: amplifier input stage, buck stages and output stage, said amplifier input stage comprises PMOS input stage and NMOS input stage; It is characterized in that: said amplifier input stage also comprises the mirror image input stage, said mirror image input stage and PMOS input stage, three grades of parallelly connected inputs of NMOS input stage.
2. rail-to-rail operational amplifier as claimed in claim 1 is characterized in that, the circuit of said buck stages is the N-WELL reduction voltage circuit that is used to control PMOS input pipe underlayer voltage.
3. rail-to-rail operational amplifier as claimed in claim 2 is characterized in that, said mirror image input stage is a PMOS mirror image input stage, is used for the electric current of the said PMOS input stage of mirror image, and said electric current is introduced the N-WELL reduction voltage circuit.
4. like any described rail-to-rail operational amplifier of claim 1-3, it is characterized in that said output stage adopts the CASCODE output stage.
5. rail-to-rail operational amplifier as claimed in claim 4 is characterized in that, said PMOS input stage is made up of a pair of PMOS pipe M1, M2.
6. rail-to-rail operational amplifier as claimed in claim 5 is characterized in that, said NMOS input stage is made up of a pair of NMOS pipe M4, M5.
7. rail-to-rail operational amplifier as claimed in claim 6 is characterized in that, said mirror image PMOS input stage comprises by metal-oxide-semiconductor M20, metal-oxide-semiconductor M21 and is used for the metal-oxide-semiconductor M22 of said current mirror to the N-WELL reduction voltage circuit.
8. rail-to-rail operational amplifier as claimed in claim 7 is characterized in that, the N-WELL reduction voltage circuit of said rail-to-rail operational amplifier comprises metal-oxide-semiconductor M23 that is connected with the metal-oxide-semiconductor M22 of mirror image PMOS input stage and the metal-oxide-semiconductor M25 that is used to suppress leakage current.
9. rail-to-rail operational amplifier as claimed in claim 8 is characterized in that, the circuit of said mirror image PMOS input stage reflects the operating state of PMOS input pipe in the PMOS input stage accurately.
CN201010605359.3A 2010-12-27 2010-12-27 Rail-to-rail operational amplifier Active CN102571005B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201010605359.3A CN102571005B (en) 2010-12-27 2010-12-27 Rail-to-rail operational amplifier

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201010605359.3A CN102571005B (en) 2010-12-27 2010-12-27 Rail-to-rail operational amplifier

Publications (2)

Publication Number Publication Date
CN102571005A true CN102571005A (en) 2012-07-11
CN102571005B CN102571005B (en) 2016-08-17

Family

ID=46415600

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201010605359.3A Active CN102571005B (en) 2010-12-27 2010-12-27 Rail-to-rail operational amplifier

Country Status (1)

Country Link
CN (1) CN102571005B (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104656738A (en) * 2014-12-23 2015-05-27 工业和信息化部电子第五研究所 Infrared focal plane high-rate constant trans-conductance rail-to-rail output stage circuit
CN104883146A (en) * 2015-04-20 2015-09-02 成都岷创科技有限公司 Rail-to-rail differential amplifier
CN110690865A (en) * 2019-10-24 2020-01-14 杭州雄迈集成电路技术有限公司 High transconductance low input capacitance rail-to-rail operational amplifier

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060028276A1 (en) * 2004-08-03 2006-02-09 Intersil Americas Inc. CMOS-configured transconductance amplifier circuit
CN101860332A (en) * 2009-04-07 2010-10-13 斯沃奇集团研究和开发有限公司 Amplifier circuit with reduced phase noise
CN102158188A (en) * 2011-03-15 2011-08-17 清华大学 Low-power consumption bandwidth-multiplying operational amplifier realized by metal oxide semiconductor (MOS) devices

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060028276A1 (en) * 2004-08-03 2006-02-09 Intersil Americas Inc. CMOS-configured transconductance amplifier circuit
CN101860332A (en) * 2009-04-07 2010-10-13 斯沃奇集团研究和开发有限公司 Amplifier circuit with reduced phase noise
CN102158188A (en) * 2011-03-15 2011-08-17 清华大学 Low-power consumption bandwidth-multiplying operational amplifier realized by metal oxide semiconductor (MOS) devices

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
张扬: "一种低压轨至轨输入输出稳定跨导运算放大器的设计", 《中国优秀硕士论文全文数据库(信息科技辑)》, no. 12, 15 December 2008 (2008-12-15) *

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104656738A (en) * 2014-12-23 2015-05-27 工业和信息化部电子第五研究所 Infrared focal plane high-rate constant trans-conductance rail-to-rail output stage circuit
CN104656738B (en) * 2014-12-23 2016-05-11 工业和信息化部电子第五研究所 The rail-to-rail output-stage circuit of the permanent mutual conductance of infrared focus plane two-forty
CN104883146A (en) * 2015-04-20 2015-09-02 成都岷创科技有限公司 Rail-to-rail differential amplifier
CN110690865A (en) * 2019-10-24 2020-01-14 杭州雄迈集成电路技术有限公司 High transconductance low input capacitance rail-to-rail operational amplifier
CN110690865B (en) * 2019-10-24 2020-11-13 杭州雄迈集成电路技术股份有限公司 High transconductance low input capacitance rail-to-rail operational amplifier

Also Published As

Publication number Publication date
CN102571005B (en) 2016-08-17

Similar Documents

Publication Publication Date Title
CN101740566B (en) Current fusing-based polycrystalline fuse circuit
US9391619B2 (en) Level-shift circuits compatible with multiple supply voltage
CN106941317A (en) Charge pump unit and charge pump circuit
CN103795401A (en) Output unit circuit with controllable output level
CN102571005A (en) Rail-to-rail operational amplifier
CN103066990A (en) Output unit circuit based on integrated circuit
CN101552593B (en) A driving circuit to drive an output stage
CN102480276A (en) Foldable cascade operational amplifier
CN112947664A (en) Temperature self-adaptive voltage source
CN101369804A (en) Apparatus and method for eliminating feedback common-mode signal
TWI332758B (en) Low voltage differential signal (lvds) receiver
CN102545849B (en) Self-adaptive input hysteresis comparator
CN103457554A (en) Rail-to-rail operation amplifier
CN114884491A (en) Comparator circuit, chip and electronic equipment
KR101622827B1 (en) Logig gate using schmitt trigger circuit
CN104347102B (en) Signal receiver
CN102957305B (en) High-efficiency driving circuit
CN102064777B (en) Amplification circuit
CN112436812A (en) Dynamic tail current source bias circuit for operational amplifier
CN221202537U (en) Level shift circuit
CN100583624C (en) Calculation amplifier with wide work voltage scope in band gap circuit
CN101202532A (en) Complementary type metal oxidizing layer semiconductor noise generator
CN111506144A (en) Low-power consumption method applied to L DO
CN117713768B (en) Complementary input comparator circuit and module
JP2006301840A (en) Signal level conversion bus switch

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
ASS Succession or assignment of patent right

Free format text: FORMER OWNER: WUXI HUARUN SHANGHUA TECHNOLOGY CO., LTD.

Effective date: 20131216

C41 Transfer of patent application or patent right or utility model
TA01 Transfer of patent application right

Effective date of registration: 20131216

Address after: 214028 Wuxi provincial high tech Industrial Development Zone, Hanjiang Road, No. 5, Jiangsu, China

Applicant after: Wuxi CSMC Semiconductor Co., Ltd.

Address before: 214028 Wuxi provincial high tech Industrial Development Zone, Hanjiang Road, No. 5, Jiangsu, China

Applicant before: Wuxi CSMC Semiconductor Co., Ltd.

Applicant before: Wuxi Huarun Shanghua Technology Co., Ltd.

C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
TR01 Transfer of patent right

Effective date of registration: 20171130

Address after: 214028 Xinzhou Road, Wuxi national hi tech Industrial Development Zone, Jiangsu, China, No. 8

Patentee after: Wuxi Huarun Shanghua Technology Co., Ltd.

Address before: 214028 Wuxi provincial high tech Industrial Development Zone, Hanjiang Road, No. 5, Jiangsu, China

Patentee before: Wuxi CSMC Semiconductor Co., Ltd.

TR01 Transfer of patent right