CN101719484B - 具有再分布线的tsv的背连接 - Google Patents
具有再分布线的tsv的背连接 Download PDFInfo
- Publication number
- CN101719484B CN101719484B CN2009101500121A CN200910150012A CN101719484B CN 101719484 B CN101719484 B CN 101719484B CN 2009101500121 A CN2009101500121 A CN 2009101500121A CN 200910150012 A CN200910150012 A CN 200910150012A CN 101719484 B CN101719484 B CN 101719484B
- Authority
- CN
- China
- Prior art keywords
- rdl
- integrated circuit
- circuit structure
- semiconductor substrate
- liner
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000000758 substrate Substances 0.000 claims abstract description 39
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 claims abstract description 36
- 239000004065 semiconductor Substances 0.000 claims abstract description 30
- 238000002161 passivation Methods 0.000 claims abstract description 27
- 229910052759 nickel Inorganic materials 0.000 claims abstract description 23
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 12
- 229910052737 gold Inorganic materials 0.000 claims description 12
- 239000010931 gold Substances 0.000 claims description 12
- 229910052802 copper Inorganic materials 0.000 claims description 11
- 239000010949 copper Substances 0.000 claims description 11
- 150000002815 nickel Chemical class 0.000 claims description 10
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 claims description 8
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 claims description 8
- 239000000463 material Substances 0.000 claims description 6
- 230000008018 melting Effects 0.000 claims description 6
- 238000002844 melting Methods 0.000 claims description 6
- 229910052763 palladium Inorganic materials 0.000 claims description 4
- 150000002343 gold Chemical class 0.000 claims 4
- 229910052710 silicon Inorganic materials 0.000 abstract description 3
- 239000010703 silicon Substances 0.000 abstract description 3
- 239000010410 layer Substances 0.000 description 22
- 229910052751 metal Inorganic materials 0.000 description 15
- 239000002184 metal Substances 0.000 description 15
- 238000000034 method Methods 0.000 description 10
- 230000004888 barrier function Effects 0.000 description 9
- 230000015572 biosynthetic process Effects 0.000 description 9
- 238000004519 manufacturing process Methods 0.000 description 7
- 238000005516 engineering process Methods 0.000 description 5
- 230000006872 improvement Effects 0.000 description 4
- 238000007747 plating Methods 0.000 description 4
- 229910000881 Cu alloy Inorganic materials 0.000 description 3
- 230000008901 benefit Effects 0.000 description 3
- 238000005530 etching Methods 0.000 description 3
- 239000000203 mixture Substances 0.000 description 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 2
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 2
- 239000004411 aluminium Substances 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 238000013459 approach Methods 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 238000005538 encapsulation Methods 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 150000002739 metals Chemical class 0.000 description 2
- 238000005240 physical vapour deposition Methods 0.000 description 2
- 230000008569 process Effects 0.000 description 2
- 229910052709 silver Inorganic materials 0.000 description 2
- 239000004332 silver Substances 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- 239000004642 Polyimide Substances 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 229910020816 Sn Pb Inorganic materials 0.000 description 1
- 229910020922 Sn-Pb Inorganic materials 0.000 description 1
- 229910008783 Sn—Pb Inorganic materials 0.000 description 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 230000002950 deficient Effects 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 230000005518 electrochemistry Effects 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 239000011368 organic material Substances 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 238000012856 packing Methods 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 238000001259 photo etching Methods 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 229920005989 resin Polymers 0.000 description 1
- 239000011347 resin Substances 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 229910000679 solder Inorganic materials 0.000 description 1
- 230000009466 transformation Effects 0.000 description 1
- 238000003466 welding Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76898—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/03—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05155—Nickel [Ni] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05164—Palladium [Pd] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05568—Disposition the whole external layer protruding from the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/0557—Disposition the external layer being disposed on a via connection of the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05575—Plural external layers
- H01L2224/0558—Plural external layers being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05644—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13155—Nickel [Ni] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/1354—Coating
- H01L2224/13575—Plural coating layers
- H01L2224/1358—Plural coating layers being stacked
- H01L2224/13582—Two-layer coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/1354—Coating
- H01L2224/13599—Material
- H01L2224/136—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13644—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/1354—Coating
- H01L2224/13599—Material
- H01L2224/136—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13663—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/13664—Palladium [Pd] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00013—Fully indexed content
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01023—Vanadium [V]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01046—Palladium [Pd]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01327—Intermediate phases, i.e. intermetallics compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19043—Component type being a resistor
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
一种集成电路结构,该结构包括半导体衬底,其包括一个正面和一个背面。穿透该半导体衬底的穿透硅通孔(TSV),且该穿透硅通孔(TSV)具有延伸到该半导体衬底背面的后端。再分布线(RDL),其位于该半导体衬底的背面之上,并连接到该TSV的该后端。该集成电路进一步包括钝化层,该钝化层位于该RDL之上;位于该钝化层中的开口,其中该RDL的一部分通过该开口暴露;以及镍层,其位于该开口中并接触该RDL。
Description
技术领域
本发明一般涉及集成电路结构,且更具体地,涉及穿透硅通孔,且更优选地,再具体而言涉及连接到穿透硅通孔的焊垫的形成。
背景技术
自从发明了集成电路,由于各种电子部件(即晶体管、二极管、电阻、电容等)的集成密度的不断改进,所以半导体产业经历了持续快速的增长。在大多数情况下,这种集成密度的改进来源于最小特征尺寸的一再削减,它允许更多的部件被集成到一个给定的芯片区域中。
这些集成的改进在性质上基本是二维(2D)的,因为被集成部件所占据的体积基本上位于半导体晶元的表面上。虽然光刻技术的显著改进已经致使2D集成电路构造的显著改进,但是对于二维制造而言,存在密度的物理局限。这些局限的其中一个是制造这些部件所需的最小尺寸。而且,当更多的器件集成到一个晶片中时,就需要更复杂的设计。
另一局限来源于由于器件数量的增加而导致的器件间互连的数量和长度的显著增加。当互连的数量和长度增加时,电路RC延迟和功耗也随之增加。
在致力于解决上述讨论的局限的努力中,常使用三维集成电路(3DIC)和堆叠管芯。因此,穿透硅通孔(TSV)应用于3DIC和堆叠管芯中,用来连接管芯。在这种情况下,TSV通常用于将管芯上的集成电路连接到晶片的背面。而且,TSV还用于提供短接地路径,来通过管芯的背面将集成电路接地,其可被接地金属膜覆盖。
图1说明了形成在芯片104中的传统TSV102。TSV102形成在硅衬底106中。通过金属层中的互连(金属线和通孔,未示出),TSV102电连接到焊垫108,该焊垫108位于芯片104的正面。TSV102穿过衬底106的背面,以铜柱的形式暴露。当芯片104键合到另一芯片时,TSV102键合到另一芯片上的焊垫,其间具有或不具有焊料。这种设计具有缺陷。因为TSV的键合需要相对大的TSV之间的间距,所以限制了TSV的位置且需要TSV之间的距离足够大,以允许预留例如焊球的空间。因此需要新的背面结构。
发明内容
根据本发明的一个方面,提供一种集成电路结构,其包括包含了一个正面和一个背面的半导体衬底。导电通孔(其可以是穿透硅通孔(TSV))穿透半导体衬底,且具有延伸到该半导体衬底背面的后端。再分布线(RDL)位于该半导体衬底的背面之上,并连接到TSV的后端。该集成电路结构进一步包括在RDL上的钝化层;位于钝化层中的开口,其中RDL的一部分通过开口暴露;以及镍层,其位于开口中并接触RDL。
根据本发明的另一方面,提供一种集成电路结构,其包括包含了一个正面和一个背面的半导体衬底;且导电通孔(例如TSV)穿透半导体衬底。该TSV包括后端,其延伸超过半导体衬底的背面。RDL形成在半导体衬底的背面之上,且连接到TSV的后端,其中该RDL包括接触TSV的RDL带,且RDL衬垫的宽度大于该RDL带。RDL衬垫连接RDL带。钝化层形成在RDL之上。在钝化层中形成开口,其中RDL衬垫的中部通过开口暴露,且其中该钝化层覆盖RDL衬垫的边缘部分。镍层形成在开口中并接触RDL的中部,其中该镍层的厚度大于该钝化层的厚度。
本发明的优点包括改进了键合能力且增加了的堆叠管芯间的间隙。
附图说明
为了更全面的理解本发明及其优点,现在结合附图参考以下描述,其中:
图1说明了一种包括了穿透硅通孔(TSV)的传统集成电路结构,其中该TSV通过衬底的背面突出,且以铜柱的形式键合到另一芯片上的焊垫;以及
图2至8是本发明的一个实施例的制造过程中的中间步骤的顶视图和截面图。
具体实施方式
以下,详细讨论本发明的实施例的制造和应用。但是应当认识到,本发明的实施例提供了多种适用的创造性概念,其可以在多种具体情况下实施。所讨论的特定实施例仅仅是制造和应用本发明的特定方式的说明,且不限制本发明的范围。
提供一种连接到穿透硅通孔(TSV)的新型背面连接结构及其形成方法。说明了本发明的一个优选实施例的制造过程的中间步骤。讨论了该优选实施例的变型。贯穿各个附图和本发明的说明性实施例,相同的附图标记用于指代相同的元件。
参考图2,提供芯片2,其包括衬底10以及其中的集成电路(未示出)。衬底10优选是半导体衬底,例如体硅衬底,而其也可包括其他半导体材料,诸如III族、IV族和/或V族元素。诸如晶体管(未示出)的半导体器件可以形成在衬底10的正面处(图2中朝下的表面)。互连结构12包括形成于其中的金属线和通孔(未示出),该互连结构12形成在衬底10之下且连接到半导体器件。金属线和通孔可由铜或铜合金形成,且可以利用众所周知的镶嵌工艺来形成。互连结构12可以包括公知的层间电介质(ILD)和金属间电介质(IMD)。焊垫14形成在芯片2的正表面,且突出超过芯片2的正表面的正面侧上(图2中朝下的一侧)。
TSV20形成在衬底10中,且从背面(图2中朝上的表面)延伸到正面(其上形成有源电路的表面)。在第一实施例中,如图2中所示,利用先通孔方法形成TSV20,且在互连结构12的形成之前形成TSV20。因此,TSV20仅延伸到用于覆盖有源器件的ILD,但未延伸进互连结构12中的IMD层。在可替换地实施例中,利用后通孔方法形成TSV20,且在互连结构12的形成之后形成TSV20。因此,TSV20穿透通过衬底10和互连结构12。绝缘层22形成在TSV20的侧壁上,且将TSV20与衬底10电绝缘。绝缘层22可由常用的介电材料形成,例如氮化硅、氧化硅(例如四乙基原硅酸盐(TEOS)氧化物)等。
TSV20通过衬底10的背面暴露。优选地,形成覆盖衬底10背面的背面绝缘层24。在一个示例性实施例中,背面绝缘层24的形成包括深腐蚀衬底10的背面,敷设形成背面绝缘层24,以及轻微实施化学机械抛光来移除直接位于TSV20之上的背面绝缘层24的部分。因此,TSV20通过背面绝缘层24中的开口而暴露。在可替换地实施例中,通过蚀刻来形成位于背面绝缘层24中的、通过其而暴露TSV20的开口。
参考图3,一个薄种子层26,其也可称为凸点下金属化层(UBM),敷设形成在背面绝缘层24和TSV20上。UBM26的可用材料包括铜或铜合金。然而,也可包括其他金属,例如银、金、铝及其组合。在一个实施例中,利用溅射形成UBM26。在其他实施例中,可以使用物理气相沉积(PVD)或电镀。
图3还说明了掩模46的形成。在一个实施例中,掩模46是一个干膜,其可以包括有机材料,例如Ajinimoto膜(ABF膜)、预浸料、涂覆树脂的铜(RCC)等。可替换地,掩模46由光致抗蚀剂形成。接着,图案化掩模46以在掩模46中形成开口50,通过开口50暴露TSV20。
图4中,用金属材料选择性填充开口50,以在开口50中形成再分布线(RDL)52。在优选实施例中,填充材料包括铜或铜合金,而也可使用其他金属,例如铝、银、金及其组合。该形成方法优选包括电化学镀(ECP)、化学镀或其他常用的沉积方法,例如溅射、印刷和化学气相沉积(CVD)方法。接着移除掩模46。因此,暴露了位于掩模46之下的部分UBM26。
参考图5,通过快速蚀刻移除UBM26的暴露部分。剩余的RDL52可以包括RDL带(也称作再分布轨迹)521,其包括直接位于TSV20之上且与其连接的部分,以及与RDL带521连接的可选择地RDL衬垫522。可以在图7中观察到RDL52的顶视图。在图5和后续附图中,未示出UBM26,因为其典型地由与RDL52相类似的材料形成,且因此其看起来似乎与RDL52合并在一起。由于快速蚀刻,所以还移除了RDL52的一个薄层。然而,RDL52的移除部分相比其总厚度是微不足道的。
接着,如图6A所示,敷设形成钝化层56且图案化该钝化层56,以形成开口58。钝化层56可由氮化物、氧化物、聚酰亚胺等形成。通过钝化层56中的开口58暴露RDL衬垫522的一部分。优选地,开口58占据了RDL衬垫522的中心部分(请参照图7)。RDL带部分521仍然被钝化层56覆盖。可以认识到,一个芯片可以包括多个TSV20,如图6B中所示,其是芯片2的顶视图。在优选实施例中,贯穿芯片2的开口58的尺寸基本是统一的。开口58的统一尺寸致使用于键合多个TSV中的每一个所需的焊料的数量相同,这样就降低了冷接或无接头的可能性。
图7说明了钝化开口58和RDL52的顶部示意图。请注意,所说明的特征的尺寸没有按比例绘制。优选地,开口58具有小于RDL衬垫522的尺寸,并暴露RDL衬垫522的中心部分。在一个示例性实施例中,RDL带521具有约5μm和约15μm之间的宽度W1。RDL衬垫522具有约80μm到约100μm的宽度W2,而钝化开口58具有约70μm到约90μm的宽度W3。钝化开口58的顶视图可以是八角形、六角形、正方形或任何其他可适用的形状。
接着,如图8中所示,金属饰面60形成于开口58中。金属饰面60的形成方法包括ECP、化学镀等。在优选实施例中,金属饰面60包括直接形成于RDL衬垫522之上并与之接触的镍层62。可选地,诸如金层66或钯层64之上的金层66的其他层可以形成在镍层62之上。镍层62的厚度大于钝化层56的厚度,以便镍层62的顶表面高于钝化层56的顶表面。钯层64和金层66的形成进一步增加了金属饰面60的高度,以便芯片2(以及芯片2所在的相应的晶元)和另一芯片之间的间隙足够允许后续封装步骤中被填充的底层填料的流动。利用上文所讨论的金属饰面的形成,就无需在开口58中形成铜衬垫或在开口58中形成共熔焊垫,其中共熔焊垫可以包括由例如锡铅(Sn-Pb)合金形成的共熔焊料材料。
本发明的实施例具有几个有利地特点。通过直接在RDL上形成包括镍、金等的金属饰面,而不是形成铜或共熔键合,可以避免可能发生的铜氧化。因此,增强了键合(焊接)能力。而且,可以将镍直接形成为一个厚度,该厚度足以允许用于在后续封装步骤中将被填充的底层填料的流动的足够的间隙。
虽然详细描述了本发明及其优点,但应当理解的是,在不脱离由附加的权利要求所定义的本发明的范围和精神的情况下,在这里可以作出各种变化、替换和改造。而且,本申请的范围不限定在说明书中所描述的工艺、机械、制造和问题、手段、方法和步骤的组成的特定实施例中。作为本领域技术人员,将从本发明的公开内容中容易地理解到,根据本发明,可以使用与这里描述的相应实施例执行基本相同的功能或实现基本相同的结果的现有的或将来可以被进一步完善的工艺、机械、制造和问题、手段、方法和步骤的组成。因此,附加的权利要求涵盖了这些工艺、机械、制造和问题、手段、方法和步骤的组成的范围。而且,每个权利要求都构成一个单独的实施例,且不同权利要求和实施例的组合都限于本发明的范围之内。
Claims (13)
1.一种集成电路结构,包括:
半导体衬底,其包括一个正面和一个背面;
穿透该半导体衬底的导电通孔,该导电通孔包括延伸到该半导体衬底背面的后端;
再分布线RDL,其位于该半导体衬底的背面之上,并连接到该导电通孔的该后端;
钝化层,在该RDL之上,在该钝化层中具有开口且该RDL的一部分通过该开口暴露;以及
镍层,其位于该开口中并接触该RDL。
2.根据权利要求1的集成电路结构,其中该RDL包括RDL带以及RDL衬垫,该RDL带包括直接位于该导电通孔之上并与之接触的部分,该RDL衬垫具有大于该RDL带的宽度,该RDL衬垫连接该RDL带,且其中该开口仅暴露该RDL衬垫的中部。
3.根据权利要求1的集成电路结构,进一步包括位于该镍层之上的金层。
4.根据权利要求3的集成电路结构,进一步包括在该金层和该镍层之间并连接该金层和该镍层的钯层。
5.根据权利要求1的集成电路结构,其中该镍层包括一个顶表面,该顶表面高于该钝化层的顶表面。
6.根据权利要求1的集成电路结构,其中该集成电路结构没有位于该RDL之上并与之接触的衬垫,该衬垫以选自由铜和共熔焊料构成的组中的一种材料形成。
7.根据权利要求1的集成电路结构,进一步包括:
多个穿透该半导体衬底的导电通孔;
多个位于该半导体衬底背面的RDL,其中多个该RDL中的每一个连接到该多个导电通孔中的其中一个的后端;
多个位于该钝化层中的开口,其中通过该多个开口中的一个暴露该多个RDL中每一个的一部分,且其中该多个开口具有相同的尺寸;以及
镍层,形成在该多个开口的每一个中,且接触该多个RDL中的一个。
8.一种集成电路结构,该结构包括:
半导体衬底,其包括一个正面和一个背面;
穿透该半导体衬底的导电通孔,该导电通孔包括延伸超过该半导体衬底背面的后端;
再分布线RDL,其位于该半导体衬底的背面之上,并连接到该导电通孔的该后端;该RDL包括:
接触该导电通孔的RDL带;以及
RDL衬垫,该RDL衬垫的宽度大于该RDL带,其中该RDL衬垫连接该RDL带,
钝化层,其在该RDL之上;
在该钝化层中形成的开口,其中该RDL衬垫的中部通过该开口暴露,且其中该钝化层覆盖该RDL衬垫的边缘部分;以及
镍层,其形成在开口中并接触该RDL衬垫开口的该中部,其中该镍层的厚度大于该钝化层的厚度。
9.根据权利要求8的集成电路结构,其中该镍层包括顶表面,该顶表面高于该钝化层的顶表面。
10.根据权利要求8的集成电路结构,进一步包括在该镍层之上的金层。
11.根据权利要求10的集成电路结构,进一步包括在该金层和该镍层之间并连接该金层和该镍层的钯层。
12.根据权利要求8的集成电路结构,其中该集成电路结构没有位于该RDL之上并与之接触的衬垫,该衬垫以选自由铜和共熔焊料构成的组中的一种材料形成。
13.根据权利要求8的集成电路结构,进一步包括:
多个穿透该半导体衬底的导电通孔;
多个位于该半导体衬底背面处的RDL,其中多个该RDL中的每一个连接到该多个导电通孔中的其中一个的后端;
多个位于该钝化层中的开口,其中通过该多个开口中的一个暴露该多个RDL中每一个的一部分,且其中该多个开口具有相同的尺寸;以及
镍层,形成在该多个开口的每一个中,且接触该多个RDL中的一个。
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10417208P | 2008-10-09 | 2008-10-09 | |
US61/104,172 | 2008-10-09 | ||
US12/332,934 US7956442B2 (en) | 2008-10-09 | 2008-12-11 | Backside connection to TSVs having redistribution lines |
US12/332,934 | 2008-12-11 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN101719484A CN101719484A (zh) | 2010-06-02 |
CN101719484B true CN101719484B (zh) | 2012-03-14 |
Family
ID=42098116
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN2009101500121A Active CN101719484B (zh) | 2008-10-09 | 2009-06-18 | 具有再分布线的tsv的背连接 |
Country Status (2)
Country | Link |
---|---|
US (1) | US7956442B2 (zh) |
CN (1) | CN101719484B (zh) |
Families Citing this family (75)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9524945B2 (en) | 2010-05-18 | 2016-12-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Cu pillar bump with L-shaped non-metal sidewall protection structure |
US7928534B2 (en) | 2008-10-09 | 2011-04-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bond pad connection to redistribution lines having tapered profiles |
US8736050B2 (en) * | 2009-09-03 | 2014-05-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Front side copper post joint structure for temporary bond in TSV application |
US8759949B2 (en) * | 2009-04-30 | 2014-06-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Wafer backside structures having copper pillars |
US8158489B2 (en) * | 2009-06-26 | 2012-04-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Formation of TSV backside interconnects by modifying carrier wafers |
US8841766B2 (en) | 2009-07-30 | 2014-09-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Cu pillar bump with non-metal sidewall protection structure |
US8377816B2 (en) | 2009-07-30 | 2013-02-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of forming electrical connections |
US8324738B2 (en) | 2009-09-01 | 2012-12-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Self-aligned protection layer for copper post structure |
US8791549B2 (en) * | 2009-09-22 | 2014-07-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Wafer backside interconnect structure connected to TSVs |
US8647925B2 (en) | 2009-10-01 | 2014-02-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Surface modification for handling wafer thinning process |
US8569887B2 (en) * | 2009-11-05 | 2013-10-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Post passivation interconnect with oxidation prevention layer |
US8659155B2 (en) * | 2009-11-05 | 2014-02-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Mechanisms for forming copper pillar bumps |
TWI414044B (zh) * | 2009-12-29 | 2013-11-01 | Advanced Semiconductor Eng | 半導體製程、半導體元件及具有半導體元件之封裝結構 |
US10297550B2 (en) * | 2010-02-05 | 2019-05-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3D IC architecture with interposer and interconnect structure for bonding dies |
US20110193235A1 (en) * | 2010-02-05 | 2011-08-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3DIC Architecture with Die Inside Interposer |
US8610270B2 (en) | 2010-02-09 | 2013-12-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and semiconductor assembly with lead-free solder |
US8174124B2 (en) | 2010-04-08 | 2012-05-08 | Taiwan Semiconductor Manufacturing Co., Ltd. | Dummy pattern in wafer backside routing |
US8455995B2 (en) | 2010-04-16 | 2013-06-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | TSVs with different sizes in interposers for bonding dies |
US8492891B2 (en) | 2010-04-22 | 2013-07-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Cu pillar bump with electrolytic metal sidewall protection |
US8441124B2 (en) | 2010-04-29 | 2013-05-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Cu pillar bump with non-metal sidewall protection structure |
US9018758B2 (en) | 2010-06-02 | 2015-04-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Cu pillar bump with non-metal sidewall spacer and metal top cap |
US8426961B2 (en) | 2010-06-25 | 2013-04-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Embedded 3D interposer structure |
US8896136B2 (en) * | 2010-06-30 | 2014-11-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Alignment mark and method of formation |
US8232193B2 (en) | 2010-07-08 | 2012-07-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of forming Cu pillar capped by barrier layer |
US8546254B2 (en) | 2010-08-19 | 2013-10-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Mechanisms for forming copper pillar bumps using patterned anodes |
US8466553B2 (en) | 2010-10-12 | 2013-06-18 | Advanced Semiconductor Engineering, Inc. | Semiconductor device and semiconductor package having the same |
US8829684B2 (en) | 2011-05-19 | 2014-09-09 | Microsemi Semiconductor Limited | Integrated circuit package |
GB201108425D0 (en) | 2011-05-19 | 2011-07-06 | Zarlink Semiconductor Inc | Integrated circuit package |
US8900994B2 (en) * | 2011-06-09 | 2014-12-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for producing a protective structure |
US8716858B2 (en) | 2011-06-24 | 2014-05-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bump structure with barrier layer on post-passivation interconnect |
KR20130007124A (ko) | 2011-06-29 | 2013-01-18 | 삼성전자주식회사 | 유기 보호막을 갖는 조인트 구조 |
CN103035566B (zh) * | 2011-09-30 | 2015-03-18 | 中芯国际集成电路制造(上海)有限公司 | 半导体器件的制造方法 |
US8581400B2 (en) | 2011-10-13 | 2013-11-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Post-passivation interconnect structure |
US9385076B2 (en) | 2011-12-07 | 2016-07-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device with bump structure on an interconncet structure |
US9613914B2 (en) | 2011-12-07 | 2017-04-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Post-passivation interconnect structure |
CN102496579B (zh) * | 2011-12-19 | 2014-04-02 | 中国科学院微电子研究所 | 一种在转接板上实现电绝缘的方法 |
US9219032B2 (en) * | 2012-07-09 | 2015-12-22 | Qualcomm Incorporated | Integrating through substrate vias from wafer backside layers of integrated circuits |
US8709936B2 (en) | 2012-07-31 | 2014-04-29 | International Business Machines Corporation | Method and structure of forming backside through silicon via connections |
US9190346B2 (en) | 2012-08-31 | 2015-11-17 | Synopsys, Inc. | Latch-up suppression and substrate noise coupling reduction through a substrate back-tie for 3D integrated circuits |
US9817928B2 (en) | 2012-08-31 | 2017-11-14 | Synopsys, Inc. | Latch-up suppression and substrate noise coupling reduction through a substrate back-tie for 3D integrated circuits |
US8912844B2 (en) | 2012-10-09 | 2014-12-16 | United Microelectronics Corp. | Semiconductor structure and method for reducing noise therein |
CN102937695B (zh) * | 2012-10-19 | 2015-01-07 | 北京大学 | 一种硅通孔超薄晶圆测试结构及测试方法 |
US9035457B2 (en) | 2012-11-29 | 2015-05-19 | United Microelectronics Corp. | Substrate with integrated passive devices and method of manufacturing the same |
KR20140073163A (ko) * | 2012-12-06 | 2014-06-16 | 삼성전자주식회사 | 반도체 장치 및 그의 형성방법 |
KR102018885B1 (ko) | 2012-12-20 | 2019-09-05 | 삼성전자주식회사 | 관통전극을 갖는 반도체 소자 및 그 제조방법 |
US8716104B1 (en) | 2012-12-20 | 2014-05-06 | United Microelectronics Corp. | Method of fabricating isolation structure |
TWI517328B (zh) * | 2013-03-07 | 2016-01-11 | 矽品精密工業股份有限公司 | 半導體裝置 |
US8884398B2 (en) | 2013-04-01 | 2014-11-11 | United Microelectronics Corp. | Anti-fuse structure and programming method thereof |
US9287173B2 (en) | 2013-05-23 | 2016-03-15 | United Microelectronics Corp. | Through silicon via and process thereof |
US9716066B2 (en) | 2013-06-29 | 2017-07-25 | Intel Corporation | Interconnect structure comprising fine pitch backside metal redistribution lines combined with vias |
US9123730B2 (en) | 2013-07-11 | 2015-09-01 | United Microelectronics Corp. | Semiconductor device having through silicon trench shielding structure surrounding RF circuit |
US9024416B2 (en) | 2013-08-12 | 2015-05-05 | United Microelectronics Corp. | Semiconductor structure |
US8916471B1 (en) | 2013-08-26 | 2014-12-23 | United Microelectronics Corp. | Method for forming semiconductor structure having through silicon via for signal and shielding structure |
US9048223B2 (en) | 2013-09-03 | 2015-06-02 | United Microelectronics Corp. | Package structure having silicon through vias connected to ground potential |
US9117804B2 (en) | 2013-09-13 | 2015-08-25 | United Microelectronics Corporation | Interposer structure and manufacturing method thereof |
US20150179580A1 (en) * | 2013-12-24 | 2015-06-25 | United Microelectronics Corp. | Hybrid interconnect structure and method for fabricating the same |
US9343359B2 (en) | 2013-12-25 | 2016-05-17 | United Microelectronics Corp. | Integrated structure and method for fabricating the same |
US10340203B2 (en) | 2014-02-07 | 2019-07-02 | United Microelectronics Corp. | Semiconductor structure with through silicon via and method for fabricating and testing the same |
US9735134B2 (en) | 2014-03-12 | 2017-08-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packages with through-vias having tapered ends |
KR102165266B1 (ko) | 2014-04-03 | 2020-10-13 | 삼성전자 주식회사 | 반도체 소자 및 반도체 패키지 |
US9543232B2 (en) * | 2015-01-21 | 2017-01-10 | Mediatek Inc. | Semiconductor package structure and method for forming the same |
US10115688B2 (en) | 2015-05-29 | 2018-10-30 | Infineon Technologies Ag | Solder metallization stack and methods of formation thereof |
US9780052B2 (en) * | 2015-09-14 | 2017-10-03 | Micron Technology, Inc. | Collars for under-bump metal structures and associated systems and methods |
US10147682B2 (en) * | 2015-11-30 | 2018-12-04 | Taiwan Semiconductor Manufacturing Co., Ltd. | Structure for stacked logic performance improvement |
US10366953B2 (en) * | 2016-12-05 | 2019-07-30 | Taiwan Semiconductor Manufacturing Co., Ltd. | Redistribution layer structures for integrated circuit package |
US9935079B1 (en) | 2016-12-08 | 2018-04-03 | Nxp Usa, Inc. | Laser sintered interconnections between die |
KR102420586B1 (ko) | 2017-07-24 | 2022-07-13 | 삼성전자주식회사 | 반도체 장치, 반도체 패키지 및 반도체 패키지의 제조 방법 |
US10381404B2 (en) | 2017-08-07 | 2019-08-13 | Globalfoundries Singapore Pte. Ltd. | Integrated circuits with memory cells and methods for producing the same |
KR102422460B1 (ko) | 2017-08-22 | 2022-07-19 | 삼성전자주식회사 | 반도체 소자 |
US10510634B2 (en) | 2017-11-30 | 2019-12-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package structure and method |
KR102082821B1 (ko) * | 2018-03-12 | 2020-04-23 | 하나 마이크론(주) | 재배선 구조를 갖는 반도체 소자와 웨이퍼 레벨 패키지 및 그 제조 방법 |
US11037873B2 (en) | 2019-06-03 | 2021-06-15 | Marvell Government Solutions, Llc. | Hermetic barrier for semiconductor device |
JP7255397B2 (ja) * | 2019-07-10 | 2023-04-11 | 株式会社デンソー | 電子装置 |
US11823989B2 (en) | 2020-07-17 | 2023-11-21 | Taiwan Semiconductor Manufacturing Co., Ltd. | Multi-liner TSV structure and method forming same |
US11658116B2 (en) | 2021-03-02 | 2023-05-23 | International Business Machines Corporation | Interconnects on multiple sides of a semiconductor structure |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101231709A (zh) * | 2007-01-18 | 2008-07-30 | 育霈科技股份有限公司 | 记忆卡的结构与其方法 |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3461357A (en) * | 1967-09-15 | 1969-08-12 | Ibm | Multilevel terminal metallurgy for semiconductor devices |
US6897125B2 (en) | 2003-09-17 | 2005-05-24 | Intel Corporation | Methods of forming backside connections on a wafer stack |
KR100800161B1 (ko) | 2006-09-30 | 2008-02-01 | 주식회사 하이닉스반도체 | 관통 실리콘 비아 형성방법 |
US7691747B2 (en) * | 2007-11-29 | 2010-04-06 | STATS ChipPAC, Ltd | Semiconductor device and method for forming passive circuit elements with through silicon vias to backside interconnect structures |
US7842607B2 (en) * | 2008-07-15 | 2010-11-30 | Stats Chippac, Ltd. | Semiconductor device and method of providing a thermal dissipation path through RDL and conductive via |
US7727781B2 (en) * | 2008-07-22 | 2010-06-01 | Agere Systems Inc. | Manufacture of devices including solder bumps |
US7928534B2 (en) | 2008-10-09 | 2011-04-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bond pad connection to redistribution lines having tapered profiles |
US8759949B2 (en) | 2009-04-30 | 2014-06-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Wafer backside structures having copper pillars |
-
2008
- 2008-12-11 US US12/332,934 patent/US7956442B2/en active Active
-
2009
- 2009-06-18 CN CN2009101500121A patent/CN101719484B/zh active Active
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101231709A (zh) * | 2007-01-18 | 2008-07-30 | 育霈科技股份有限公司 | 记忆卡的结构与其方法 |
Also Published As
Publication number | Publication date |
---|---|
CN101719484A (zh) | 2010-06-02 |
US7956442B2 (en) | 2011-06-07 |
US20100090318A1 (en) | 2010-04-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN101719484B (zh) | 具有再分布线的tsv的背连接 | |
CN101719488B (zh) | 具有锥形轮廓的再分布线的焊垫连接 | |
US9318471B2 (en) | Semiconductor device and method for fabricating the same | |
JP5271985B2 (ja) | 集積回路構造 | |
US8456008B2 (en) | Structure and process for the formation of TSVs | |
US8039385B1 (en) | IC devices having TSVS including protruding tips having IMC blocking tip ends | |
US8466059B2 (en) | Multi-layer interconnect structure for stacked dies | |
CN101728362B (zh) | 三维集成电路的堆叠接合界面结构 | |
CN102867777B (zh) | 在半导体衬底中形成接地硅通孔 | |
US20100244251A1 (en) | Semiconductor device and method for fabricating the same | |
CN104752367A (zh) | 晶圆级封装结构及其形成方法 | |
JP2010045371A (ja) | 導電性保護膜を有する貫通電極構造体及びその形成方法 | |
CN103681549A (zh) | 通孔结构及方法 | |
US9431380B2 (en) | Microelectronic assembly having a heat spreader for a plurality of die | |
JP2007088478A (ja) | 相互接続層置換用のアンダー・ボンディング・パッド経路 | |
US11189583B2 (en) | Semiconductor structure and manufacturing method thereof | |
CN101877336B (zh) | 集成电路结构与形成集成电路结构的方法 | |
TW201438107A (zh) | 半導體裝置及其製造方法 | |
TWI701792B (zh) | 半導體元件及其製備方法 | |
CN102013421B (zh) | 集成电路结构 | |
KR20110078186A (ko) | 시스템 인 패키지 제조 방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant |