CN101673768A - 带有均匀掺杂沟道的低压高密度沟槽栅极功率器件及其边缘终止技术 - Google Patents
带有均匀掺杂沟道的低压高密度沟槽栅极功率器件及其边缘终止技术 Download PDFInfo
- Publication number
- CN101673768A CN101673768A CN200910179121A CN200910179121A CN101673768A CN 101673768 A CN101673768 A CN 101673768A CN 200910179121 A CN200910179121 A CN 200910179121A CN 200910179121 A CN200910179121 A CN 200910179121A CN 101673768 A CN101673768 A CN 101673768A
- Authority
- CN
- China
- Prior art keywords
- dopant
- layer
- substrate
- epitaxial loayer
- channel
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title description 13
- 239000002019 doping agent Substances 0.000 claims abstract description 24
- 239000000758 substrate Substances 0.000 claims abstract description 23
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 11
- 229920005591 polysilicon Polymers 0.000 claims description 10
- 229910052751 metal Inorganic materials 0.000 claims description 8
- 239000002184 metal Substances 0.000 claims description 8
- 239000004065 semiconductor Substances 0.000 claims description 5
- 239000000463 material Substances 0.000 claims description 3
- 239000004020 conductor Substances 0.000 claims 3
- 239000003795 chemical substances by application Substances 0.000 claims 2
- 239000012212 insulator Substances 0.000 claims 1
- 238000000137 annealing Methods 0.000 abstract description 6
- 238000013461 design Methods 0.000 abstract description 2
- 239000007943 implant Substances 0.000 abstract 2
- 238000010348 incorporation Methods 0.000 abstract 1
- 239000010410 layer Substances 0.000 description 6
- 230000002441 reversible effect Effects 0.000 description 6
- 238000002955 isolation Methods 0.000 description 4
- 238000009825 accumulation Methods 0.000 description 3
- 239000005380 borophosphosilicate glass Substances 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 238000002513 implantation Methods 0.000 description 3
- 238000002347 injection Methods 0.000 description 3
- 239000007924 injection Substances 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 230000015556 catabolic process Effects 0.000 description 2
- 230000003071 parasitic effect Effects 0.000 description 2
- 238000011084 recovery Methods 0.000 description 2
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- 210000000746 body region Anatomy 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 239000002360 explosive Substances 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 239000000945 filler Substances 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 230000002045 lasting effect Effects 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 230000036961 partial effect Effects 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 238000012827 research and development Methods 0.000 description 1
- 230000000717 retained effect Effects 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 238000004088 simulation Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7811—Vertical DMOS transistors, i.e. VDMOS transistors with an edge termination structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
- H01L29/0852—Source or drain regions of field-effect devices of field-effect transistors with insulated gate of DMOS transistors
- H01L29/0873—Drain regions
- H01L29/0878—Impurity concentration or distribution
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
- H01L29/0852—Source or drain regions of field-effect devices of field-effect transistors with insulated gate of DMOS transistors
- H01L29/0873—Drain regions
- H01L29/0886—Shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1095—Body region, i.e. base region, of DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/402—Field plates
- H01L29/407—Recessed field plates, e.g. trench field plates, buried field plates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66674—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/66712—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/66734—Vertical DMOS transistors, i.e. VDMOS transistors with a step of recessing the gate electrode, e.g. to form a trench gate electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7813—Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Electrodes Of Semiconductors (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
本发明通过向沟槽底部注入掺杂剂,将低压沟槽MOSFET器件中的漂移区合并在一起,从而允许采用非常小的单元间距,从而实现非常高的沟道密度和均匀掺杂的沟道,并最终极大地降低沟道的电阻。通过选择适当的掺杂剂量和漂移区的退火参数,器件的沟道长度可以受到严格控制,并且沟道的掺杂可以进行的非常一致,与常规器件相比,本发明的域值电压被降低,其沟道电阻被减小,其漂移区的导通电阻也被减小。为了实现合并的漂移区,本发明融入了一种新的边缘终止设计,因此由P外延层和N+衬底形成的PN结能够在单元片的边缘处被终止。
Description
本分案申请是基于申请号为03810019.3,申请日为2003年4月10日(国际申请号为PCT/US03/11235),发明名称为“带有均匀掺杂沟道的低压高密度沟槽栅极功率器件及其边缘终止技术”的中国专利申请的分案申请。
技术领域
本发明涉及半导体功率器件及其制造方法,更具体地说,涉及低压垂直的金属氧化物半导体场效应晶体管(MOSFET)功率器件。
背景技术
近年来,在便携式个人电子产品领域,包括移动电话和笔记本电脑等产品呈现出***式的增长。有计划有步骤地降低电源的电压,相应地缩小器件的尺寸和提高***的性能,成为研发更先进的功率器件中的首要重点。整个***电压的升降,要求功率管理电路中使用的功率MOSFET能够以较低的栅极驱动电压进行有效的开启和关闭。为了达到这一需要,功率半导体开关应具有较低的域值电压(1.0伏以下)。参见图1。为了降低域值电压,现有技术采用的是在P阱30中使用较低的注入剂量,加上使用更薄的栅极氧化物40。这种方法达到了降低的栅极额定值的目的,但这也有可能导致沟道泄漏电流的升高以及高温下工作性能的降低。由于该阱总的净电荷较低,这种方法还使该器件容易受到穿透性击穿的损害。此外,沟道内的掺杂是不均匀的。
另一项近期公开的现有技术(如图2所示)采用P型外延层(epi-layer)70来形成器件的沟道区。该器件的漂移区25是通过向沟槽(trench)底部55注入相反类型的掺杂剂,然后再经过一个退火步骤来形成的。因此,沟道区内的掺杂浓度是由外延层70的掺杂浓度所决定的,并且沿着器件沟道的掺杂分布是均匀的。对于特定的域值电压而言,这就产生了更高的总净电荷。因此,预计该器件的性能和关闭状态下的抗击穿特性将得到改进。在这项现有技术中,显然不允许相邻的漂移区25合并。该区域保持隔离状态以提供所谓的“bulkresurf”,因此该器件漂移区25的导通电阻就会被极大地降低[1]-[3]。
在本领域中众所周知的是,就低压功率器件而言(比如说30伏以下),由漂移区25产生的导通电阻只占总导通电阻的极小部分。该器件的导通电阻的最主要的成分是该器件沟道区的电阻,为了降低沟道电阻,最有效的方法是减少器件的单位单元间距并加大沟道的密度。但不幸的是,像现有技术那样给漂移区25施用不予合并的条件,限制了在器件上实现单元间距的最小化和沟道密度的最大化。从而导致在使用低压产品时,现有技术的导通电阻居高不下。此外,从图2中可以明显看出,现有技术导致器件体二极管的PN结面积更大的,从而导致更高的输出电容。另外,体二极管的寄生BJT有着非常不统一的基底宽度,这就会降低体二极管的正向传导性和反向恢复特性。[4]
发明内容
本发明通过向沟槽底部注入掺杂剂来使低压沟槽MOSFET器件中的漂移区合并在一起,这种合并后的漂移区允许采用非常小的单元间距,从而实现了非常高的沟道密度并最终极大地降低了沟道的电阻。通过选择适当的掺杂剂量和漂移区的退火参数,器件的沟道长度可以受到严格控制,并且沟道的掺杂可以做的非常均匀,与常规器件相比,本发明的域值电压被降低,其沟道电阻被减小,而它的漂移区的导通电阻也被减小。为了实现合并的漂移区,本发明结合了一种新的边缘终止设计,因此由P外延层和N+衬底形成的PN结能够在单元品的边缘处终止。
与图1中的现有技术的器件相比,图2中更重度的P型外延层降低了导通电阻。此外,图2中隔离的漂移区提供了耗尽区来维持整个器件各处的反向电压更高。然而,要求漂移区隔离自然会降低器件中单元的密度。本发明通过采用更高度掺杂的P型外延层来提供较低的导通电阻,并通过允许漂移区合并来实现较高的单元密度。即使有了合并后的漂移区,仍然有足够的耗尽来支持较高的反向偏压。有了这项发明,沟道中的P掺杂就会比现有技术中带有外延层和隔离的漂移区的沟道更加恒定。本发明所提供的器件,比采用隔离的resurf区制成的器件具有更大的单元密度和更低的结电容。
附图说明
图1显示的是采用低注入剂量和更薄的栅极氧化物的典型的现有技术器件。
图2显示的是采用外延层形成器件沟道区的典型现有技术器件。
图3表明本发明在第一实施例中大幅降低了沟道电阻。
图4表明本发明在第二实施例中沟道电阻有了更大幅度的降低。
图5表明本发明在第三实施例中沟道电阻有了幅度还要大的降低。
图5a显示的是图3、4、5中的三个实施例之间的对比。
图6至10表明本发明在制造过程中的重要步骤。
图11显示的是本发明沿着沟槽侧壁的掺杂分布。
图12显示的是现有技术的器件沿沟槽侧壁的掺杂分布。
图13显示的是本发明中掺杂浓度图表。
图14显示的是现有技术中最常用的边缘终止。
图15显示的是本发明所采用的边缘终止。
具体实施方式
本发明针对并解决现有技术器件中存在的上述问题。本发明的器件包括一个N+型衬底10,N型漂移区27,一个P型外延层72,沟槽80,栅极氧化物40,多晶硅50,BPSG 60,N+型源极区37,以及P+型主体区75。所描述的传导类型当然可以根据需要设置为反型。与现有技术形成对照的是,本发明将注入的漂移区27合并在一起。图2中的现有技术让各区保持隔离以提供bulk resurf效果,该效果降低了导通电阻并增加了反向电压条件下的耗尽,从而抬高了持续反向电压的限制。取代图2所示的P型外延层70和漂移区25之间的长而倾斜的边界90,本发明在P型外延层72和漂移区25之间产生如图3所示的更多级边界90a。在效果上,本发明极大地减少了外延层和漂移区之间的表面积,并将外延层与衬底完全隔离开来。合并漂移区就能允许采用极小的单元间距,从而导致极高的沟道密度。因此,本发明实现了沟道电阻的大幅降低。另外,器件的沟道长度可以通过优选地选择一个或多个参数来加以控制,这些参数包括但不仅限于注入剂量和注入剂类型,还有为施加掺杂剂的注入所进行的退火步骤的温度和时间。
举例来说,更短的沟道可以通过在漂移区注入后延长施加的时间来实现。更短的沟道长度实现了沟道电阻的极大降低。这一点在图3、4和5中已经做了描述,其中施加的时间从10分钟(图3)变为20分钟(图4),再变为30分钟。注意到漂移区27的厚度逐渐增加,并且在漂移区和上面的外延层72之间的边界90a,90b和90c变平。此外,该器件在漂移区内的正向电流扩散,由于扩散的面积的加宽,随着施加时间的延长而变得更有效(顺序地参见图3至图5)。最终,漂移区的导通电阻被降低了。为了有助于让差别更明显,图5a用一个图表来说明三种不同的情况。
图3、图4和图5中的器件的正向导电性可以采用有限元方法来模拟。作为样本的器件导通电阻可以从模拟结果中提炼。图3、图4和图5中的器件的单位面积导通电阻分别为0.22Ω/cm2、0.18Ω/cm2和0.15Ω/cm2。所有器件的单元间距为2.0微米。此外,与图2所示的现有技术相比,新的器件的体二极管表明,如图3、4、5和5a所述,本发明具有小得多的PN结面积。另外,新器件的体二极管的寄生BJT的基础宽度变得更均匀。本发明器件的体二极管提供了改进的正向导电性和反向恢复特性。
在接下来的段落中描述的制造程序中,以一个30伏N沟道沟槽栅极(trench-gated)功率MOSFET为例,来展示如何实现本发明所公开的原理。这里只对重要的加工步骤做描述。
如图6至10所描述的那样,包含本发明的器件是采用创新工艺制造的。该工艺最初是选用由硅或其他适当的半导体材料制成N+衬底10,P型外延层72,以一种在本领域公知的方式在该衬底10上面生长,通过用适当的掩模覆盖外延层72,以使支持栅极结构的沟槽110打开。在一个实施例中,一个二氧化硅的硬掩模100在外延层72之上积淀或热生长。一层光致抗蚀剂被积淀在氧化物100之上,而后形成图案来暴露该氧化物的一些部分。氧化物100的暴露部分被适当的蚀刻剂去掉,来暴露外延层72上将要形成沟槽100的部分。随后衬底10被蚀刻以便从该衬底上去除外延材料并形成沟槽110。
下一步,一个相对薄的栅极氧化层120热生长在该沟槽暴露着的侧壁和底板表面上。然后该衬底被注入N型掺杂剂130,如磷或砷。遗留在外延层72上的氧化物掩模100阻挡N型掺杂剂进入该层的上表面。在该沟槽侧壁和底板表面上的更薄的氧化物层120允许注入的N型离子130进入沟槽底板最近区域中的外延层72。
转向图9,硬掩模100从表面上被去掉,而注入的离子130通过退火作业被施加导入。施加导入的步骤使N型离子按垂直方向扩散,足以达到N+衬底,朝横向扩展到外延层72的较低部分,并且沿着外延层72的底部形成了未断裂的N型漂移区27。本领域技术人员将能够理解,N型区27的高度依赖于多种因素,包括但不仅限于所采用的掺杂剂的类型、注入时的能量、浓度以及退火或导入时间(drive-intime)。可以通过调整一种或一种以上的因素来实现区域27所需的净浓度和高度。
参见图10。剩下的步骤都是标准的,包括向沟槽内注入掺杂多晶硅,而后在多晶硅上蚀刻凹道,积淀层间r电解质层(例如BPSG)填充物60并蚀刻背面以形成自隔离埋置多晶硅栅。可以采用标准的程序来产生P+体75和N+源37,接着是前面和背面的金属化处理。
在前面的段落中详细描述的工序已经通过了模拟和验证。图1所示的现有技术也被模拟以便进行对比。图11给出了本发明公开的器件沿沟道侧壁的掺杂分布,表明该分布通过N+源区237,P型外延层272(沟道),N型飘移区227以及N+衬底210。图12给出了现有技术器件沿着同样位置的掺杂分布,表明该分布通过N+源区237,P阱230(沟道),外延层220以及N+衬底210。沟道的长度和沟道掺杂浓度已被理想地设计好,从而两种器件表现出了未被穿透的击穿特性。图11的新器件和图12的标准器件的漏源击穿电压分别为35伏和34伏。然而,新器件的域值电压为大约0.7伏,而标准型器件为2.0伏。图13显示出新型器件内部的掺杂浓度示意图,通过N+源区237,P+体区275,P型外延层272(沟道)以及N型飘移区227。栅极氧化物40、多晶硅50以及BPSG 60也在此显示以便清楚地说明。显然,掺杂浓度在沟道区272中几乎是恒定不变的。
最后必须指出的是,在新型器件中,由P外延层和N+衬底形成的PN结并不在硅的表面终止。其结果是,图1的常规器件中所使用的边缘终止不能被应用在本发明所公开的新型器件或图2的现有技术中。当前在常规的低压MOSFET中最常用的边缘终止在图14中做了描述,包括源金属337,栅极滑道金属(gate runner metal)350,PBSG360,场氧化物340,沟道停止金属380,N+沟道停止338,外延层20,以及衬底10。为了解决这一问题,本发明提供了一种新的边缘终止技术,如图15所示。单元片(die)的边缘被蚀刻掉,并且场氧化物340在蚀刻的边缘上生长。一层掺杂的多晶硅370形成在场氧化物之上,随后是绝缘的BPSG层360。在该层上制作有开口,以便金属栅极滑道350可以接触到多晶硅板层370。N+漂移接触区338形成在单元片的下外侧边缘,用以同边缘漂移区27接触。沟道停止金属层380通过场氧化物340、多晶硅层370和BPSG层360上的适当开口与区域338相接触。这种新的边缘终止是通过采用与现行器件相同的工艺流程生产的。由于多晶硅场板370的部分(partials)和金属条350和380之间的金属空隙位于沿沟槽侧壁,新的边缘终止技术更有效地利用了硅的面积。此外,由于P外延层的掺杂浓度比图1中的标准器件的P阱的浓度更低,电场就会更多地扩散到P外延层。结果,对特定的击穿电压来说,新的边缘终止比常规的边缘终止呈现更小的横向维度。
参考文献
[1]科,美国专利US 4754310,1988年
[2]陈,美国专利US 5216275,1993年
[3]提汉伊,美国专利US 5438215,1995年
[4]《对功率MOSFET的体二极管进行优化以提高同步校验的效率》,作者:曾军,弗兰克·惠特利、里克·斯托克斯、克里斯·科肯、斯坦·本茨科斯基,2000年ISPSD,第145-148页。
本发明的结论、类型和范围
通过上述描述、附图和说明,本发明在提供一种低压高密度沟槽栅极的功率MOSFET器件方面的优势可谓清晰明了。
尽管上述描述、操作和说明材料存在许多具体特性,但这些具体特性不应被看作是对本发明的范围的限制,而只能被当作是对本发明的一些优选的实施例的描述和举例说明。
因此,本发明的范围是由附后的权利要求书及其法律等同物来决定的,而不是由上述实例所决定的。
Claims (6)
1.一种具有沟槽栅极的功率MOSFET,包括:
半导体衬底;
在衬底的一个表面上的漏极层,掺杂有一种极性的高浓度掺杂剂;
在漏极层之上的外延层,其以相反极性的掺杂剂基本上均匀地轻掺杂;
位于衬底的另一表面上的源极层,该源极层掺杂有高浓度的与漏极层相同的掺杂剂;
多个穿透源极层的沟槽,所述沟槽实质上填充有导电材料;以及
衬底中的漂移层,包括与漏极相同极性的掺杂剂,并形成在具有基本上均匀地轻掺杂的外延层的两个相邻沟槽之间延伸的连续波状pn结。
2.一种具有沟槽栅极的功率MOSFET,包括:
半导体衬底;
在衬底的一个表面上的漏极层,掺杂有一种极性的高浓度掺杂剂;
在漏极层之上的外延层,其以相反极性的掺杂剂基本上均匀地轻掺杂;
位于衬底的另一表面上的源极层,该源极层掺杂有高浓度的与漏极层相同的掺杂剂;
多个穿透源极层的沟槽,所述沟槽实质上填充有导电材料;以及
衬底中的漂移层,具有与漏极相同极性的掺杂剂,并形成在具有基本上均匀地轻掺杂的外延层的两个相邻沟槽之间延伸的连续波状pn结;
在沟槽内的栅极材料之上的BPSG层;以及
边缘终止,该边缘终止具有:垂直面,包括位于外延区之上的场氧化物层,多晶硅层和BPSG层;以及凹进的外水平面;位于单元片的外边缘上的重掺杂区以便在外延层中形成沟道停止区;以及位于沟道停止区之上并与之接触的沟道停止金属层。
3.根据权利要求2的功率MOSFET,还包括:
位于外延层中与沟槽的栅极绝缘层相邻的沟道区,其中沟道区中的掺杂剂浓度在大部分沟道上是基本上平坦的。
4.根据权利要求1、2或3的功率MOSFET,其中沟槽中的导电材料包括掺杂的多晶硅。
5.根据权利要求1的功率MOSFET,其中两个相邻沟槽之间的漂移层具有沿两个相邻沟槽之间的线波动的掺杂剂浓度。
6.根据权利要求2的功率MOSFET,其中两个相邻沟槽之间的漂移层具有沿两个相邻沟槽之间的线波动的掺杂剂浓度。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/138,913 | 2002-05-03 | ||
US10/138,913 US6784505B2 (en) | 2002-05-03 | 2002-05-03 | Low voltage high density trench-gated power device with uniformly doped channel and its edge termination technique |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB038100193A Division CN100565932C (zh) | 2002-05-03 | 2003-04-10 | 带有均匀掺杂沟道的低压高密度沟槽栅极功率器件及其边缘终止技术 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN101673768A true CN101673768A (zh) | 2010-03-17 |
CN101673768B CN101673768B (zh) | 2013-02-06 |
Family
ID=29269461
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN2009101791216A Expired - Fee Related CN101673768B (zh) | 2002-05-03 | 2003-04-10 | 带有均匀掺杂沟道的低压高密度沟槽栅极功率器件及其边缘终止技术 |
CNB2007101064087A Expired - Fee Related CN100547808C (zh) | 2002-05-03 | 2003-04-10 | 带有均匀掺杂沟道的低压高密度沟槽栅极功率器件 |
CNB038100193A Expired - Fee Related CN100565932C (zh) | 2002-05-03 | 2003-04-10 | 带有均匀掺杂沟道的低压高密度沟槽栅极功率器件及其边缘终止技术 |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB2007101064087A Expired - Fee Related CN100547808C (zh) | 2002-05-03 | 2003-04-10 | 带有均匀掺杂沟道的低压高密度沟槽栅极功率器件 |
CNB038100193A Expired - Fee Related CN100565932C (zh) | 2002-05-03 | 2003-04-10 | 带有均匀掺杂沟道的低压高密度沟槽栅极功率器件及其边缘终止技术 |
Country Status (7)
Country | Link |
---|---|
US (4) | US6784505B2 (zh) |
JP (1) | JP4771694B2 (zh) |
CN (3) | CN101673768B (zh) |
AU (1) | AU2003228499A1 (zh) |
DE (1) | DE10392617T5 (zh) |
TW (1) | TWI225285B (zh) |
WO (1) | WO2003094200A2 (zh) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104103690A (zh) * | 2013-04-12 | 2014-10-15 | 英飞凌科技奥地利有限公司 | 半导体器件和用于生产该半导体器件的方法 |
Families Citing this family (67)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6291298B1 (en) * | 1999-05-25 | 2001-09-18 | Advanced Analogic Technologies, Inc. | Process of manufacturing Trench gate semiconductor device having gate oxide layer with multiple thicknesses |
US7202102B2 (en) * | 2001-11-27 | 2007-04-10 | Jds Uniphase Corporation | Doped absorption for enhanced responsivity for high speed photodiodes |
US6784505B2 (en) * | 2002-05-03 | 2004-08-31 | Fairchild Semiconductor Corporation | Low voltage high density trench-gated power device with uniformly doped channel and its edge termination technique |
US7557395B2 (en) * | 2002-09-30 | 2009-07-07 | International Rectifier Corporation | Trench MOSFET technology for DC-DC converter applications |
US6812486B1 (en) * | 2003-02-20 | 2004-11-02 | National Semiconductor Corporation | Conductive structure and method of forming the structure |
US7019358B2 (en) * | 2003-07-31 | 2006-03-28 | Clare, Inc. | High voltage semiconductor device having an increased breakdown voltage relative to its on-resistance |
TWI256676B (en) * | 2004-03-26 | 2006-06-11 | Siliconix Inc | Termination for trench MIS device having implanted drain-drift region |
US7268395B2 (en) * | 2004-06-04 | 2007-09-11 | International Rectifier Corporation | Deep trench super switch device |
US7132344B1 (en) * | 2004-12-03 | 2006-11-07 | National Semiconductor Corporation | Super self-aligned BJT with base shorted field plate and method of fabricating |
US7948029B2 (en) | 2005-02-11 | 2011-05-24 | Alpha And Omega Semiconductor Incorporated | MOS device with varying trench depth |
US7671439B2 (en) * | 2005-02-11 | 2010-03-02 | Alpha & Omega Semiconductor, Ltd. | Junction barrier Schottky (JBS) with floating islands |
US7737522B2 (en) * | 2005-02-11 | 2010-06-15 | Alpha & Omega Semiconductor, Ltd. | Trench junction barrier controlled Schottky device with top and bottom doped regions for enhancing forward current in a vertical direction |
US8362547B2 (en) | 2005-02-11 | 2013-01-29 | Alpha & Omega Semiconductor Limited | MOS device with Schottky barrier controlling layer |
US8093651B2 (en) * | 2005-02-11 | 2012-01-10 | Alpha & Omega Semiconductor Limited | MOS device with integrated schottky diode in active region contact trench |
US7285822B2 (en) * | 2005-02-11 | 2007-10-23 | Alpha & Omega Semiconductor, Inc. | Power MOS device |
US8283723B2 (en) * | 2005-02-11 | 2012-10-09 | Alpha & Omega Semiconductor Limited | MOS device with low injection diode |
US20070029573A1 (en) * | 2005-08-08 | 2007-02-08 | Lin Cheng | Vertical-channel junction field-effect transistors having buried gates and methods of making |
CN100454519C (zh) * | 2005-10-11 | 2009-01-21 | 尔必达存储器株式会社 | 半导体器件及其制造方法 |
US7560787B2 (en) * | 2005-12-22 | 2009-07-14 | Fairchild Semiconductor Corporation | Trench field plate termination for power devices |
US7473976B2 (en) | 2006-02-16 | 2009-01-06 | Fairchild Semiconductor Corporation | Lateral power transistor with self-biasing electrodes |
JP2008053276A (ja) * | 2006-08-22 | 2008-03-06 | Nec Electronics Corp | 半導体装置の製造方法 |
JP5198752B2 (ja) * | 2006-09-28 | 2013-05-15 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法 |
JP2008103378A (ja) * | 2006-10-17 | 2008-05-01 | Nec Electronics Corp | 半導体装置とその製造方法 |
US8035159B2 (en) * | 2007-04-30 | 2011-10-11 | Alpha & Omega Semiconductor, Ltd. | Device structure and manufacturing method using HDP deposited source-body implant block |
CN101315894B (zh) * | 2007-05-30 | 2010-05-26 | 上海华虹Nec电子有限公司 | 提高沟槽型双层栅功率mos两多晶硅间击穿电压的方法 |
TWI355078B (en) | 2007-07-16 | 2011-12-21 | Nanya Technology Corp | Transistor structure and method of making the same |
CN101350363B (zh) * | 2007-07-16 | 2011-06-22 | 南亚科技股份有限公司 | 晶体管结构及其制作方法 |
US8928077B2 (en) | 2007-09-21 | 2015-01-06 | Fairchild Semiconductor Corporation | Superjunction structures for power devices |
CN101656213B (zh) * | 2008-08-19 | 2012-09-26 | 尼克森微电子股份有限公司 | 沟槽栅金属氧化物半导体场效应晶体管及其制作方法 |
CN101764061B (zh) * | 2008-12-26 | 2012-05-30 | 马克斯半导体股份有限公司 | 功率金属氧化物半导体场效晶体管结构及其制程方法 |
KR101532366B1 (ko) * | 2009-02-25 | 2015-07-01 | 삼성전자주식회사 | 반도체 기억 소자 |
TWI396240B (zh) * | 2009-05-08 | 2013-05-11 | Anpec Electronics Corp | 製造功率半導體元件的方法 |
US8330214B2 (en) * | 2009-05-28 | 2012-12-11 | Maxpower Semiconductor, Inc. | Power semiconductor device |
US20110198689A1 (en) * | 2010-02-17 | 2011-08-18 | Suku Kim | Semiconductor devices containing trench mosfets with superjunctions |
JP6008377B2 (ja) * | 2010-03-03 | 2016-10-19 | ルネサスエレクトロニクス株式会社 | Pチャネル型パワーmosfet |
US8378392B2 (en) * | 2010-04-07 | 2013-02-19 | Force Mos Technology Co., Ltd. | Trench MOSFET with body region having concave-arc shape |
TWI453827B (zh) * | 2010-08-20 | 2014-09-21 | Csmc Technologies Fab1 Co Ltd | Vertical NPN transistor and its manufacturing method |
CN102468169A (zh) * | 2010-11-01 | 2012-05-23 | 中芯国际集成电路制造(上海)有限公司 | Umos晶体管及其形成方法 |
US9209296B2 (en) | 2011-03-17 | 2015-12-08 | Fuji Electric Co., Ltd. | Semiconductor device and method of manufacturing the same |
US8362585B1 (en) | 2011-07-15 | 2013-01-29 | Alpha & Omega Semiconductor, Inc. | Junction barrier Schottky diode with enforced upper contact structure and method for robust packaging |
JP6290526B2 (ja) * | 2011-08-24 | 2018-03-07 | ローム株式会社 | 半導体装置およびその製造方法 |
US8872278B2 (en) | 2011-10-25 | 2014-10-28 | Fairchild Semiconductor Corporation | Integrated gate runner and field implant termination for trench devices |
CN103241705B (zh) * | 2012-02-03 | 2015-12-09 | 中国科学院微电子研究所 | 硅腐蚀局部终止层制作方法 |
JP2013258327A (ja) * | 2012-06-13 | 2013-12-26 | Toshiba Corp | 半導体装置及びその製造方法 |
DE112012007020T5 (de) * | 2012-10-15 | 2015-07-09 | Toyota Jidosha Kabushiki Kaisha | Halbleitereinrichtung und Herstellungseinrichtung dafür |
WO2016129068A1 (ja) * | 2015-02-12 | 2016-08-18 | 株式会社日立製作所 | 半導体装置及びその製造方法、電力変換装置、3相モータシステム、自動車並びに鉄道車両 |
US9524994B2 (en) | 2015-04-14 | 2016-12-20 | Semiconductor Components Industries, Llc | Image sensor pixels with multiple compartments |
CN106328697B (zh) * | 2015-07-02 | 2019-02-15 | 无锡华润上华科技有限公司 | 具有沟槽栅极结构的半导体器件及其制造方法 |
US10424646B2 (en) | 2017-09-26 | 2019-09-24 | Nxp Usa, Inc. | Field-effect transistor and method therefor |
US10600911B2 (en) | 2017-09-26 | 2020-03-24 | Nxp Usa, Inc. | Field-effect transistor and method therefor |
US10522677B2 (en) | 2017-09-26 | 2019-12-31 | Nxp Usa, Inc. | Field-effect transistor and method therefor |
DE102017124872B4 (de) | 2017-10-24 | 2021-02-18 | Infineon Technologies Ag | Verfahren zur Herstellung eines IGBT mit dV/dt-Steuerbarkeit |
WO2019117248A1 (ja) | 2017-12-14 | 2019-06-20 | 富士電機株式会社 | 半導体装置 |
US10600879B2 (en) | 2018-03-12 | 2020-03-24 | Nxp Usa, Inc. | Transistor trench structure with field plate structures |
CN109037337A (zh) * | 2018-06-28 | 2018-12-18 | 华为技术有限公司 | 一种功率半导体器件及制造方法 |
US10833174B2 (en) | 2018-10-26 | 2020-11-10 | Nxp Usa, Inc. | Transistor devices with extended drain regions located in trench sidewalls |
US10749023B2 (en) | 2018-10-30 | 2020-08-18 | Nxp Usa, Inc. | Vertical transistor with extended drain region |
US10749028B2 (en) | 2018-11-30 | 2020-08-18 | Nxp Usa, Inc. | Transistor with gate/field plate structure |
JP7075876B2 (ja) | 2018-12-25 | 2022-05-26 | 株式会社日立製作所 | 炭化ケイ素半導体装置、電力変換装置、3相モータシステム、自動車および鉄道車両 |
US11387348B2 (en) | 2019-11-22 | 2022-07-12 | Nxp Usa, Inc. | Transistor formed with spacer |
US11329156B2 (en) | 2019-12-16 | 2022-05-10 | Nxp Usa, Inc. | Transistor with extended drain region |
US11217675B2 (en) | 2020-03-31 | 2022-01-04 | Nxp Usa, Inc. | Trench with different transverse cross-sectional widths |
US11075110B1 (en) | 2020-03-31 | 2021-07-27 | Nxp Usa, Inc. | Transistor trench with field plate structure |
CN111697080A (zh) * | 2020-07-21 | 2020-09-22 | 江苏长晶科技有限公司 | 半导体元胞单元、制造方法和半导体器件 |
CN113745339B (zh) * | 2021-09-07 | 2022-08-19 | 无锡新洁能股份有限公司 | 高可靠性功率半导体器件及其制作方法 |
CN116193865B (zh) * | 2023-04-26 | 2023-09-19 | 长鑫存储技术有限公司 | 半导体结构及其形成方法 |
CN117373914B (zh) * | 2023-12-08 | 2024-05-24 | 芯联集成电路制造股份有限公司 | 晶体管器件及其制备方法、半导体集成电路及其制备方法 |
Family Cites Families (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2089119A (en) | 1980-12-10 | 1982-06-16 | Philips Electronic Associated | High voltage semiconductor devices |
US5072266A (en) * | 1988-12-27 | 1991-12-10 | Siliconix Incorporated | Trench DMOS power transistor with field-shaping body profile and three-dimensional geometry |
CN1019720B (zh) | 1991-03-19 | 1992-12-30 | 电子科技大学 | 半导体功率器件 |
US5539238A (en) | 1992-09-02 | 1996-07-23 | Texas Instruments Incorporated | Area efficient high voltage Mosfets with vertical resurf drift regions |
JP2912508B2 (ja) * | 1992-11-13 | 1999-06-28 | シャープ株式会社 | 縦型mosトランジスタの製造方法 |
US5448090A (en) * | 1994-08-03 | 1995-09-05 | International Business Machines Corporation | Structure for reducing parasitic leakage in a memory array with merged isolation and node trench construction |
US5674766A (en) * | 1994-12-30 | 1997-10-07 | Siliconix Incorporated | Method of making a trench MOSFET with multi-resistivity drain to provide low on-resistance by varying dopant concentration in epitaxial layer |
US5665996A (en) * | 1994-12-30 | 1997-09-09 | Siliconix Incorporated | Vertical power mosfet having thick metal layer to reduce distributed resistance |
US5770878A (en) * | 1996-04-10 | 1998-06-23 | Harris Corporation | Trench MOS gate device |
EP2043158B1 (en) * | 1996-07-19 | 2013-05-15 | SILICONIX Incorporated | Trench DMOS transistor with trench bottom implant |
KR19980014820A (ko) * | 1996-08-16 | 1998-05-25 | 김광호 | 트랜치 게이트형 모스 전계효과 트랜지스터 및 그 제조방법 |
US6084264A (en) * | 1998-11-25 | 2000-07-04 | Siliconix Incorporated | Trench MOSFET having improved breakdown and on-resistance characteristics |
WO2000042665A1 (de) * | 1999-01-11 | 2000-07-20 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. | Mos-leistungsbauelement und verfahren zum herstellen desselben |
US6177333B1 (en) * | 1999-01-14 | 2001-01-23 | Micron Technology, Inc. | Method for making a trench isolation for semiconductor devices |
US20010001494A1 (en) * | 1999-04-01 | 2001-05-24 | Christopher B. Kocon | Power trench mos-gated device and process for forming same |
EP1170803A3 (en) | 2000-06-08 | 2002-10-09 | Siliconix Incorporated | Trench gate MOSFET and method of making the same |
US6465325B2 (en) * | 2001-02-27 | 2002-10-15 | Fairchild Semiconductor Corporation | Process for depositing and planarizing BPSG for dense trench MOSFET application |
US20060038223A1 (en) * | 2001-07-03 | 2006-02-23 | Siliconix Incorporated | Trench MOSFET having drain-drift region comprising stack of implanted regions |
US6657254B2 (en) * | 2001-11-21 | 2003-12-02 | General Semiconductor, Inc. | Trench MOSFET device with improved on-resistance |
US6784505B2 (en) * | 2002-05-03 | 2004-08-31 | Fairchild Semiconductor Corporation | Low voltage high density trench-gated power device with uniformly doped channel and its edge termination technique |
US7045857B2 (en) * | 2004-03-26 | 2006-05-16 | Siliconix Incorporated | Termination for trench MIS device having implanted drain-drift region |
US7592650B2 (en) * | 2005-06-06 | 2009-09-22 | M-Mos Semiconductor Sdn. Bhd. | High density hybrid MOSFET device |
US20060273382A1 (en) * | 2005-06-06 | 2006-12-07 | M-Mos Sdn. Bhd. | High density trench MOSFET with low gate resistance and reduced source contact space |
-
2002
- 2002-05-03 US US10/138,913 patent/US6784505B2/en not_active Expired - Lifetime
-
2003
- 2003-04-08 TW TW092108053A patent/TWI225285B/zh not_active IP Right Cessation
- 2003-04-10 AU AU2003228499A patent/AU2003228499A1/en not_active Abandoned
- 2003-04-10 CN CN2009101791216A patent/CN101673768B/zh not_active Expired - Fee Related
- 2003-04-10 CN CNB2007101064087A patent/CN100547808C/zh not_active Expired - Fee Related
- 2003-04-10 JP JP2004502327A patent/JP4771694B2/ja not_active Expired - Fee Related
- 2003-04-10 DE DE10392617T patent/DE10392617T5/de not_active Withdrawn
- 2003-04-10 WO PCT/US2003/011235 patent/WO2003094200A2/en active Application Filing
- 2003-04-10 CN CNB038100193A patent/CN100565932C/zh not_active Expired - Fee Related
-
2004
- 2004-03-05 US US10/795,723 patent/US6946348B2/en not_active Expired - Lifetime
-
2005
- 2005-08-16 US US11/204,552 patent/US20050272208A1/en not_active Abandoned
-
2007
- 2007-10-02 US US11/866,072 patent/US7633102B2/en not_active Expired - Fee Related
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104103690A (zh) * | 2013-04-12 | 2014-10-15 | 英飞凌科技奥地利有限公司 | 半导体器件和用于生产该半导体器件的方法 |
CN104103690B (zh) * | 2013-04-12 | 2017-04-12 | 英飞凌科技奥地利有限公司 | 半导体器件和用于生产该半导体器件的方法 |
Also Published As
Publication number | Publication date |
---|---|
CN100547808C (zh) | 2009-10-07 |
US20040171198A1 (en) | 2004-09-02 |
US7633102B2 (en) | 2009-12-15 |
TW200306646A (en) | 2003-11-16 |
JP4771694B2 (ja) | 2011-09-14 |
CN101071826A (zh) | 2007-11-14 |
CN1650437A (zh) | 2005-08-03 |
WO2003094200A2 (en) | 2003-11-13 |
AU2003228499A8 (en) | 2003-11-17 |
US20030205758A1 (en) | 2003-11-06 |
US6946348B2 (en) | 2005-09-20 |
US6784505B2 (en) | 2004-08-31 |
WO2003094200A3 (en) | 2004-05-27 |
AU2003228499A1 (en) | 2003-11-17 |
JP2005524975A (ja) | 2005-08-18 |
TWI225285B (en) | 2004-12-11 |
CN100565932C (zh) | 2009-12-02 |
US20080023759A1 (en) | 2008-01-31 |
DE10392617T5 (de) | 2005-07-21 |
US20050272208A1 (en) | 2005-12-08 |
CN101673768B (zh) | 2013-02-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN101673768B (zh) | 带有均匀掺杂沟道的低压高密度沟槽栅极功率器件及其边缘终止技术 | |
US6569738B2 (en) | Process for manufacturing trench gated MOSFET having drain/drift region | |
US6764906B2 (en) | Method for making trench mosfet having implanted drain-drift region | |
US6689662B2 (en) | Method of forming a high voltage power MOSFET having low on-resistance | |
US8354711B2 (en) | Power MOSFET and its edge termination | |
EP0720236A2 (en) | Trench MOSFET with multi-resistivity drain to provide low on-resistance | |
US20030181010A1 (en) | Power semiconductor device having a voltage sustaining region that includes doped columns formed with a single ion implantation step | |
US20030201503A1 (en) | High voltage mos-gated power device and related manufacturing process | |
WO2004061975A1 (en) | Trench mis device having implanted drain-drift region and thick bottom oxide and process for manufacturing the same | |
CN101120439A (zh) | 半导体器件及其制造方法 | |
CN1757118A (zh) | 具有改进的ldmos设计的集成电路结构 | |
US6784488B2 (en) | Trench-gate semiconductor devices and the manufacture thereof | |
TW201032278A (en) | Trench device structure and fabrication | |
JP5048214B2 (ja) | 低閾値電圧を有する短チャンネルトレンチパワーmosfet | |
WO2001086726A1 (en) | A semiconductor device | |
US7682889B2 (en) | Trench field effect transistor and method of making it | |
US6913977B2 (en) | Triple-diffused trench MOSFET and method of fabricating the same | |
EP0729186A1 (en) | MOS-technology power device integrated structure and manufacturing process thereof | |
WO2005088722A2 (en) | Trench field effect transistor and method of making it |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20130206 Termination date: 20210410 |
|
CF01 | Termination of patent right due to non-payment of annual fee |