CN101345199B - 一种封装结构及其形成方法 - Google Patents

一种封装结构及其形成方法 Download PDF

Info

Publication number
CN101345199B
CN101345199B CN2007103018933A CN200710301893A CN101345199B CN 101345199 B CN101345199 B CN 101345199B CN 2007103018933 A CN2007103018933 A CN 2007103018933A CN 200710301893 A CN200710301893 A CN 200710301893A CN 101345199 B CN101345199 B CN 101345199B
Authority
CN
China
Prior art keywords
package substrate
semiconductor die
projection
structure according
pad
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN2007103018933A
Other languages
English (en)
Other versions
CN101345199A (zh
Inventor
李新辉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Taiwan Semiconductor Manufacturing Co TSMC Ltd
Original Assignee
Taiwan Semiconductor Manufacturing Co TSMC Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Taiwan Semiconductor Manufacturing Co TSMC Ltd filed Critical Taiwan Semiconductor Manufacturing Co TSMC Ltd
Publication of CN101345199A publication Critical patent/CN101345199A/zh
Application granted granted Critical
Publication of CN101345199B publication Critical patent/CN101345199B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/11—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0556—Disposition
    • H01L2224/05571—Disposition the external layer being disposed in a recess of the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05573—Single external layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/113—Manufacturing methods by local deposition of the material of the bump connector
    • H01L2224/1133—Manufacturing methods by local deposition of the material of the bump connector in solid form
    • H01L2224/1134—Stud bumping, i.e. using a wire-bonding apparatus
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13144—Gold [Au] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13147—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16245—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29199—Material of the matrix
    • H01L2224/2929—Material of the matrix with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29299—Base material
    • H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8119—Arrangement of the bump connectors prior to mounting
    • H01L2224/81192—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8119—Arrangement of the bump connectors prior to mounting
    • H01L2224/81193—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed on both the semiconductor or solid-state body and another item or body to be connected to the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818—Bonding techniques
    • H01L2224/81801—Soldering or alloying
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H01L2224/83851—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester being an anisotropic conductive adhesive
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00013—Fully indexed content
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01015—Phosphorus [P]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01019—Potassium [K]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/156—Material
    • H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
    • H01L2924/15788—Glasses, e.g. amorphous oxides, nitrides or fluorides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19041—Component type being a capacitor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19043—Component type being a resistor

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Wire Bonding (AREA)

Abstract

本发明涉及一种形成封装结构的方法和一种集成电路封装结构。该方法至少包含提供一半导体裸片、提供一封装衬底、形成凸块于封装衬底上、以及将半导体裸片接合到封装衬底上，其中凸块电性连接半导体裸片及封装衬底。

Description

一种封装结构及其形成方法
技术领域
本发明涉及一种集成电路封装工艺，且特别涉及一种利用凸块对半导体裸片进行倒装芯片封装的集成电路封装结构及其形成方法。
背景技术
现代集成电路由无数个有源器件，例如晶体管(transistors)，以及电容器(capacitors)组成。这些器件一开始是各自分离的，但后来会互连在一起形成功能电路。典型的互连结构包含横向互连，如金属线，以及垂直互连，如通孔(vias)及触点(contacts)。现代集成电路性能及密度的限制，越来越多地由互连决定。
互连结构的顶端会形成焊盘(bond pads)，并暴露于对应的芯片表面。通过焊盘将芯片电性连接到封装衬底，焊盘可用于引线接合(wire bonding)或倒装芯片接合。
图1至图2B说明传统的倒装芯片封装法。参照图1，裸片(die)10的表面包含焊盘12，其中焊盘12和裸片10中的集成电路相连接。通过一引线接合器(图中未示)的接合头(bond head)15，可在焊盘12上形成凸块(stud bumps)14。当裸片10上的每一接合完成后，引线接合器会施加一个力以剪断对应的接合线，使凸块14附着到焊盘12上。
参照图2A，裸片10倒装接合到封装衬底16。典型地，接合工艺包含将凸块14置于封装衬底16的焊盘18上，使焊锡球(solder balls)20位于凸块14和对应的焊盘18之间。接着执行再流(reflow)以熔化焊锡球20，使凸块14能电性连接到焊盘18。
图2B是另一倒装芯片接合图，其中裸片10通过各向异性导电膜(Anisotropic Conducting Film，ACF)22，倒装接合到封装衬底16。各向异性导电膜22可将凸块14电性连接到与其对应的焊盘18，而不用提供横向的电路(lateral electrical paths)来短接邻近的凸块14及焊盘18。
使用凸块封装半导体裸片具有降低封装成本的优势特征。然而，传统制造凸块的方法有其缺点。参照图1，欲切断凸块14各自的接合线时，需施加一个力，焊盘12可能会因此与裸片10分层。裸片10要形成互连结构通常需包含低k值的介电材料，而低k值的介电材料极可能会有分层的现象产生。随着集成电路制造技术的发展，所使用的介电材料的k值也越来越低，并因而增加了分层的可能性，因此需要该问题的解决办法。
发明内容
本发明所要解决的技术问题在于提供一种形成封装结构的方法，用以对半导体裸片进行倒装芯片封装。
本发明的另一目的是提供一种集成电路封装结构，该封装结构通过在封装衬底形成凸块，避免对半导体裸片造成损坏。
为了实现上述目的，本发明提供一种形成封装结构的方法，包含提供一半导体裸片、提供一封装衬底、以及形成电性连接于半导体裸片和封装衬底之间的凸块。每一个凸块都具有靠近半导体裸片的第一部分，以及靠近封装衬底的第二部分，其中第一部分的宽度小于第二部分的宽度。
为了实现上述目的，本发明还提供一种形成封装结构的方法，包含提供一半导体裸片、提供一封装衬底、以及形成位于封装衬底的凸块。并将半导体裸片接合到封装衬底，其中凸块电性连接半导体裸片及封装衬底。
为了实现上述目的，本发明又提供一种集成电路封装结构，包含一半导体裸片、一封装衬底、以及电性连接于半导体裸片和封装衬底之间的凸块。每一个凸块都具有靠近半导体裸片的第一部分，以及靠近封装衬底的第二部分，其中第一部分的宽度小于第二部分的宽度。
为了实现上述目的，本发明又提供一种集成电路封装结构，包含具有顶部表面及位于顶部表面的焊盘的一半导体裸片、一封装衬底、以及电性连接于半导体裸片和封装衬底之间的凸块。凸块以物理方式连接到封装衬底，其中至少一个凸块与其对应的焊盘以物理方式隔离开来。
因此，本发明通过先在封装衬底形成凸块，可以消除对半导体裸片造成损坏。
为使本发明和其优点能更明显易懂，下面结合附图进行描述。
附图说明
图1至图2B说明利用凸块形成集成电路封装结构的传统方法；
图3A至图7是制造本发明的凸块倒装芯片封装结构的一较佳实施例的中间步骤的剖面图；以及
图8A及图8B示出根据本发明的另一实施例，其中裸片接合到引线框架上。
【主要器件符号说明】
10：裸片              40：凸块
12：焊盘              401：基部
14：凸块              402：顶部
15：接合头            42：导电指状条
16：封装衬底          50：裸片
18：焊盘              52：焊盘
20：焊锡球            56：各向异性导电膜
22：各向异性导电膜    58：导电粒子
30：封装衬底          60：非导电基质
32：焊盘              62：焊锡球
34：重布线路          64：模材料
36：焊盘
具体实施方式
以下详细描述本发明较佳实施例的制造与使用。然而应可理解的是，本发明提供诸多可应用的发明概念，其能具体化于各种特定内容中。所描述的特定实施例仅以特定形式说明制造及使用本发明，并非用以限制本发明的范围。
本发明提供一种新颖的封装结构和形成该封装结构的方法。以下说明一种制造本发明的实施例的中间步骤。在本发明的不同附图和说明性实施例中，相似的元件使用相同的参考编号。
参照图3A，其中示出根据本发明一实施例的一种封装衬底30。在一实施例中，封装衬底30可以是双马来酰亚胺三嗪(Bismaleimide Triazine，BT)衬底、印刷电路板(Print Circuit Board，PCB)衬底、或其它可封装裸片的常用衬底。封装衬底30包含位于顶部表面的焊盘32。焊盘32进一步连接到重布线路(redistribution traces)34而到达底部表面，并和焊盘36相连接。重布线路34也连接封装衬底30顶部表面的焊盘。
以使用引线接合器为例，引线接合器会在焊盘32上面形成凸块40。凸块40和引线接合形成的方式相似，不同之处在于引线接合器会使接合线断裂，以让凸块40留在焊盘32上面。在一较佳实施例中，凸块40由具有良好导电及接合性质的金构成，凸块40也可以利用其它金属如铜构成。通过这种凸块形成方法，每一个凸块40包含一基部401(第二部分)及一顶部402(第一部分)，基部401宽度W1远大于顶部402宽度W2。
参照图3B的另一实施例，封装衬底30为具有多个导电指状条(conductivefingers)42的引线框架(lead frame)，利用类似于前述段落所述的方法，在导电指状条42上面形成凸块40。
参照图4，其中示出一种半导体裸片50。如本领域公知的技术，半导体裸片形成在半导体晶片(wafer)中，每一个晶片具有多个相同的裸片。当一半导体晶片形成后，该晶片会进行晶片研磨(wafer-grinding)以减少其厚度，并进行晶片测试和晶片切割(sawing)。因此裸片50是优质裸片(Kown-good-die)，包含位于顶部表面的焊盘52，其中焊盘52和裸片50内部的集成电路相连接。
参照图5，其中示出裸片50与封装衬底30的接合图。焊盘52与凸块40利用各向异性导电膜56电性连接较佳。各向异性导电膜56包含许多导电粒子(conductive particles)58，导电粒子58彼此之间会被环氧树脂(epoxies)所组成的非导电基质(non-conductive base material)60所隔离开来。在本发明的一个实施例中，各向异性导电膜56会形成在裸片50上。然后通过施加一压力压缩裸片50及封装衬底30，并加热，于是裸片50上的焊盘52通过导电粒子58和凸块40电性连接。各向异性导电膜56有利于使相邻的凸块40及相邻的焊盘32彼此绝缘。
图6与图7示出根据本发明的另一实施例。参照图6，裸片50置于封装衬底30对面，凸块40与焊盘52之间具有焊锡球62。焊锡球62可随着焊剂(Flux)(图中未示)先置于裸片50的焊盘32或凸块40上，接着执行再流而形成如图7所示的结构。经过再流的焊锡球62电性连接焊盘52及凸块40，并应用模材料(molding compound)64以保护该封装结构。
图8A与图8B示出根据本发明的又一实施例，其中裸片50和引线框架相接合。参照图8A，裸片50通过一各向异性导电膜56电性连接凸块40。参照图8B，裸片50通过焊锡(如焊锡球)62电性连接凸块40。
在上述实施例中，封装衬底30与半导体晶片的大小可能类似。在这种情况下，封装衬底30会包含许多子区域，每一个子区域用以接合裸片。不管是整个晶片或是多个彼此隔离的个别裸片，都可接合在封装衬底30上。
本发明的实施例具有以下优点。由于凸块40形成于封装衬底30而非裸片50上，因此在形成凸块的过程中，可避免所施加的力对于裸片50造成的损坏。另一方面，由于封装衬底30不具有低k值的介电材料，因此在凸块形成过程中不容易被损坏。同时，即使是具有k值极低的介电层的裸片，也可以使用本发明的凸块技术。此外，封装裸片的产量也有所提高。因为在传统封装技术中，形成凸块于裸片上的步骤需在裸片和衬底接合之前。然而，在本发明的实施例中，凸块可先形成于衬底上，因此可降低装配工艺的循环时间。
虽然本发明及其优点已详细描述，但在不脱离本发明后附的权利要求书的精神和范围的情况下，可以作出各种改变、替代与改进。此外，本发明的应用范围并不局限于上述说明书中的特定实施例的工艺、机器、制造、要素组成、工具、方法及步骤。从本发明的公开范围中，本领域内的任何普通技术人员容易理解，与在此描述的相应的实施例执行大体上相同功能或达到大体上相同的结果的、已存在或以后将被开发的工艺、机械、制造、要素组成、工具、方法或步骤可以根据本发明加以利用。因此，所附权利要求书旨在包含该工艺、机械、制造、要素组成、工具、方法或步骤的范围。

Claims (15)

1.一种形成封装结构的方法，其特征在于，至少包含：
提供一半导体裸片；
提供一封装衬底；以及
形成多个凸块电性连接于该半导体裸片和该封装衬底之间，其中每一个该凸块都具有靠近该半导体裸片的第一部分，以及靠近该封装衬底的第二部分，其中该第一部分的宽度小于该第二部分的宽度。
2.根据权利要求1所述的形成封装结构的方法，其特征在于，所述形成这些凸块于所述半导体裸片和所述封装衬底之间的步骤包含：
形成所述凸块于所述封装衬底上；以及
在形成所述凸块于所述封装衬底的步骤后，将所述半导体裸片固定在所述封装衬底上。
3.根据权利要求2所述的形成封装结构的方法，其特征在于，所述凸块通过一各向异性导电膜电性连接所述半导体裸片。
4.根据权利要求2所述的形成封装结构的方法，其特征在于，所述半导体裸片通过多个焊锡电性连接到所述凸块。
5.根据权利要求1所述的形成封装结构的方法，其特征在于，所述半导体裸片位于一半导体晶片内，且该方法包含：在形成所述凸块电性连接于所述半导体裸片和所述封装衬底之间的步骤后，将所述半导体裸片从该半导体晶片上切割下来。
6.根据权利要求1所述的形成封装结构的方法，其特征在于，还包含：在形成所述凸块电性连接于所述半导体裸片和所述封装衬底之间的步骤前，将该半导体裸片从一半导体晶片上切割下来。
7.一种集成电路封装结构，其特征在于，该结构至少包含：
一半导体裸片；
一封装衬底；以及
多个凸块电性连接于该半导体裸片和该封装衬底之间，其中每一个该凸块都具有靠近该半导体裸片的第一部分，以及靠近该封装衬底的第二部分，其中该第一部分的宽度小于该第二部分的宽度。
8.根据权利要求7所述的集成电路封装结构，其特征在于，所述半导体裸片具有多个焊盘位于顶部表面，且所述集成电路封装结构包含多个焊锡位于所述凸块和所述焊盘之间。
9.根据权利要求7所述的集成电路封装结构，其特征在于，还包含一各向异性导电膜位于所述半导体裸片和所述封装衬底之间，其中该半导体裸片具有多个焊盘位于顶部表面，且所述凸块通过该各向异性导电膜内的多个导电粒子电性连接所述焊盘。
10.根据权利要求7所述的集成电路封装结构，其特征在于，所述封装衬底包含印刷电路板衬底。
11.根据权利要求10所述的集成电路封装结构，其特征在于，该印刷电路板衬底是玻璃衬底或双马来酰亚胺三嗪衬底。
12.根据权利要求7所述的集成电路封装结构，其特征在于，所述封装衬底为一引线框架，所述凸块形成于该引线框架的多个指状条上。
13.一种集成电路封装结构，其特征在于，所述结构至少包含：
一半导体裸片，其具有一顶部表面及多个位于该顶部表面的焊盘；
一封装衬底；以及
多个凸块电性连接所述半导体裸片的所述焊盘及所述封装衬底，且该多个凸块每一个皆具有靠近该半导体裸片的一第一部分，以及靠近该封装衬底的一第二部分，其中该第一部分的宽度小于该第二部分的宽度，其中所述凸块和所述封装衬底相连接，且该多个凸块中至少一个该凸块和其对应的该焊盘彼此间隔一段距离。
14.根据权利要求13所述的集成电路封装结构，其特征在于，还包含一焊接材料位于所述焊盘及所述凸块之间。
15.根据权利要求13所述的集成电路封装结构，其特征在于，还包含一各向异性导电膜，其中该各向异性导电膜内的多个导电粒子连接所述焊盘及所述凸块。
CN2007103018933A 2007-07-11 2007-12-20 一种封装结构及其形成方法 Active CN101345199B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/776,387 2007-07-11
US11/776,387 US20090014852A1 (en) 2007-07-11 2007-07-11 Flip-Chip Packaging with Stud Bumps

Publications (2)

Publication Number Publication Date
CN101345199A CN101345199A (zh) 2009-01-14
CN101345199B true CN101345199B (zh) 2010-07-28

Family

ID=40247158

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2007103018933A Active CN101345199B (zh) 2007-07-11 2007-12-20 一种封装结构及其形成方法

Country Status (2)

Country Link
US (1) US20090014852A1 (zh)
CN (1) CN101345199B (zh)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW201133745A (en) * 2009-08-27 2011-10-01 Advanpack Solutions Private Ltd Stacked bump interconnection structure and semiconductor package formed using the same
US8367467B2 (en) 2010-04-21 2013-02-05 Stats Chippac, Ltd. Semiconductor method of forming bump on substrate to prevent ELK ILD delamination during reflow process
US9230933B2 (en) 2011-09-16 2016-01-05 STATS ChipPAC, Ltd Semiconductor device and method of forming conductive protrusion over conductive pillars or bond pads as fixed offset vertical interconnect structure
JP5909975B2 (ja) * 2011-10-06 2016-04-27 ソニー株式会社 撮像装置および電子機器
TWI492342B (zh) * 2011-10-12 2015-07-11 Novatek Microelectronics Corp 積體電路晶片封裝件和應用之玻璃覆晶基板結構
US9105552B2 (en) * 2011-10-31 2015-08-11 Taiwan Semiconductor Manufacturing Company, Ltd. Package on package devices and methods of packaging semiconductor dies
US8912651B2 (en) 2011-11-30 2014-12-16 Taiwan Semiconductor Manufacturing Company, Ltd. Package-on-package (PoP) structure including stud bulbs and method
US9013041B2 (en) 2011-12-28 2015-04-21 Broadcom Corporation Semiconductor package with ultra-thin interposer without through-semiconductor vias
CN103151278A (zh) * 2013-02-27 2013-06-12 南通富士通微电子股份有限公司 一种封装工艺
CN106469699A (zh) * 2015-08-21 2017-03-01 意法半导体有限公司 半导体装置及其制造方法
TWI696300B (zh) * 2016-03-15 2020-06-11 晶元光電股份有限公司 半導體裝置及其製造方法
US20180053665A1 (en) * 2016-08-19 2018-02-22 Mediatek Inc. Pre-bumped redistribution layer structure and semiconductor package incorporating such pre-bumped redistribution layer structure
US11444048B2 (en) * 2017-10-05 2022-09-13 Texas Instruments Incorporated Shaped interconnect bumps in semiconductor devices
KR102555721B1 (ko) * 2018-08-20 2023-07-17 삼성전자주식회사 플립 칩 본딩 방법
US20210235581A1 (en) 2019-04-23 2021-07-29 Qing Ding Precision Electronics (Huaian) Co.,Ltd Adapter board and method for making adaptor board
CN112290338A (zh) * 2019-07-24 2021-01-29 庆鼎精密电子（淮安）有限公司 转接板的制作方法

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5677567A (en) * 1996-06-17 1997-10-14 Micron Technology, Inc. Leads between chips assembly
US6223429B1 (en) * 1995-06-13 2001-05-01 Hitachi Chemical Company, Ltd. Method of production of semiconductor device

Family Cites Families (51)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3373481A (en) * 1965-06-22 1968-03-19 Sperry Rand Corp Method of electrically interconnecting conductors
US4740657A (en) * 1986-02-14 1988-04-26 Hitachi, Chemical Company, Ltd Anisotropic-electroconductive adhesive composition, method for connecting circuits using the same, and connected circuit structure thus obtained
JP2596960B2 (ja) * 1988-03-07 1997-04-02 シャープ株式会社 接続構造
US5349495A (en) * 1989-06-23 1994-09-20 Vlsi Technology, Inc. System for securing and electrically connecting a semiconductor chip to a substrate
US5874780A (en) * 1995-07-27 1999-02-23 Nec Corporation Method of mounting a semiconductor device to a substrate and a mounted structure
US5749997A (en) * 1995-12-27 1998-05-12 Industrial Technology Research Institute Composite bump tape automated bonding method and bonded structure
JPH1084014A (ja) * 1996-07-19 1998-03-31 Shinko Electric Ind Co Ltd 半導体装置の製造方法
EP0954208A4 (en) * 1996-12-27 2002-09-11 Matsushita Electric Ind Co Ltd METHOD AND DEVICE FOR FIXING AN ELECTRONIC COMPONENT ON A CIRCUIT BOARD
JPH10270624A (ja) * 1997-03-27 1998-10-09 Toshiba Corp チップサイズパッケージ及びその製造方法
JP3663938B2 (ja) * 1997-10-24 2005-06-22 セイコーエプソン株式会社 フリップチップ実装方法
JP3119230B2 (ja) * 1998-03-03 2000-12-18 日本電気株式会社 樹脂フィルムおよびこれを用いた電子部品の接続方法
US6332270B2 (en) * 1998-11-23 2001-12-25 International Business Machines Corporation Method of making high density integral test probe
US6926796B1 (en) * 1999-01-29 2005-08-09 Matsushita Electric Industrial Co., Ltd. Electronic parts mounting method and device therefor
JP3346320B2 (ja) * 1999-02-03 2002-11-18 カシオ計算機株式会社 半導体装置及びその製造方法
US6410415B1 (en) * 1999-03-23 2002-06-25 Polymer Flip Chip Corporation Flip chip mounting technique
JP2000323534A (ja) * 1999-05-13 2000-11-24 Sony Corp 半導体素子の実装構造及び実装方法
JP2001015551A (ja) * 1999-06-29 2001-01-19 Toshiba Corp 半導体装置およびその製造方法
US6492738B2 (en) * 1999-09-02 2002-12-10 Micron Technology, Inc. Apparatus and methods of testing and assembling bumped devices using an anisotropically conductive layer
JP2001085470A (ja) * 1999-09-16 2001-03-30 Fujitsu Ltd 半導体装置及びその製造方法
US6297562B1 (en) * 1999-09-20 2001-10-02 Telefonaktieboalget Lm Ericsson (Publ) Semiconductive chip having a bond pad located on an active device
JP4403631B2 (ja) * 2000-04-24 2010-01-27 ソニー株式会社 チップ状電子部品の製造方法、並びにその製造に用いる擬似ウエーハの製造方法
US6578754B1 (en) * 2000-04-27 2003-06-17 Advanpack Solutions Pte. Ltd. Pillar connections for semiconductor chips and method of manufacture
US6424031B1 (en) * 2000-05-08 2002-07-23 Amkor Technology, Inc. Stackable package with heat sink
JP2001332644A (ja) * 2000-05-19 2001-11-30 Sony Corp 半導体装置及びインターポーザー、並びにこれらの製造方法
JP4609617B2 (ja) * 2000-08-01 2011-01-12 日本電気株式会社 半導体装置の実装方法及び実装構造体
JP3822040B2 (ja) * 2000-08-31 2006-09-13 株式会社ルネサステクノロジ 電子装置及びその製造方法
DE10163799B4 (de) * 2000-12-28 2006-11-23 Matsushita Electric Works, Ltd., Kadoma Halbleiterchip-Aufbausubstrat und Verfahren zum Herstellen eines solchen Aufbausubstrates
US20020093108A1 (en) * 2001-01-15 2002-07-18 Grigorov Ilya L. Flip chip packaged semiconductor device having double stud bumps and method of forming same
US20020098620A1 (en) * 2001-01-24 2002-07-25 Yi-Chuan Ding Chip scale package and manufacturing method thereof
US6940178B2 (en) * 2001-02-27 2005-09-06 Chippac, Inc. Self-coplanarity bumping shape for flip chip
US7242099B2 (en) * 2001-03-05 2007-07-10 Megica Corporation Chip package with multiple chips connected by bumps
US20020151164A1 (en) * 2001-04-12 2002-10-17 Jiang Hunt Hang Structure and method for depositing solder bumps on a wafer
FR2826153B1 (fr) * 2001-06-14 2004-05-28 A S K Procede de connexion d'une puce a une antenne d'un dispositif d'identification par radio-frequence du type carte a puce sans contact
TW508987B (en) * 2001-07-27 2002-11-01 Phoenix Prec Technology Corp Method of forming electroplated solder on organic printed circuit board
US6550666B2 (en) * 2001-08-21 2003-04-22 Advanpack Solutions Pte Ltd Method for forming a flip chip on leadframe semiconductor package
US20030116346A1 (en) * 2001-12-21 2003-06-26 Forster James Allam Low cost area array probe for circuits having solder-ball contacts are manufactured using a wire bonding machine
JP4238124B2 (ja) * 2003-01-07 2009-03-11 積水化学工業株式会社 硬化性樹脂組成物、接着性エポキシ樹脂ペースト、接着性エポキシ樹脂シート、導電接続ペースト、導電接続シート及び電子部品接合体
TWI231023B (en) * 2003-05-27 2005-04-11 Ind Tech Res Inst Electronic packaging with three-dimensional stack and assembling method thereof
JP4175197B2 (ja) * 2003-06-27 2008-11-05 株式会社デンソー フリップチップ実装構造
KR100604334B1 (ko) * 2003-11-25 2006-08-08 (주)케이나인 플립칩 패키징 공정에서 접합력이 향상된 플립칩 접합 방법
JP2005191541A (ja) * 2003-12-05 2005-07-14 Seiko Epson Corp 半導体装置、半導体チップ、半導体装置の製造方法及び電子機器
US7176043B2 (en) * 2003-12-30 2007-02-13 Tessera, Inc. Microelectronic packages and methods therefor
JP4776188B2 (ja) * 2004-08-03 2011-09-21 古河電気工業株式会社 半導体装置製造方法およびウエハ加工用テープ
CN100552948C (zh) * 2004-12-28 2009-10-21 松下电器产业株式会社 半导体芯片的安装结构体和其制造方法
US7598600B2 (en) * 2005-03-30 2009-10-06 Stats Chippac Ltd. Stackable power semiconductor package system
JP4535002B2 (ja) * 2005-09-28 2010-09-01 Ｔｄｋ株式会社 半導体ｉｃ内蔵基板及びその製造方法
KR100719905B1 (ko) * 2005-12-29 2007-05-18 삼성전자주식회사 Ｓｎ-Ｂｉ계 솔더 합금 및 이를 이용한 반도체 소자
JP4863746B2 (ja) * 2006-03-27 2012-01-25 富士通株式会社 半導体装置およびその製造方法
US7713782B2 (en) * 2006-09-22 2010-05-11 Stats Chippac, Inc. Fusible I/O interconnection systems and methods for flip-chip packaging involving substrate-mounted stud-bumps
US8174119B2 (en) * 2006-11-10 2012-05-08 Stats Chippac, Ltd. Semiconductor package with embedded die
US7759951B2 (en) * 2007-05-29 2010-07-20 Touchdown Technologies, Inc. Semiconductor testing device with elastomer interposer

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6223429B1 (en) * 1995-06-13 2001-05-01 Hitachi Chemical Company, Ltd. Method of production of semiconductor device
US5677567A (en) * 1996-06-17 1997-10-14 Micron Technology, Inc. Leads between chips assembly

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
JP特开平5-82951A 1993.04.02
说明书第9栏第29-62行，附图2、3.

Also Published As

Publication number Publication date
CN101345199A (zh) 2009-01-14
US20090014852A1 (en) 2009-01-15

Similar Documents

Publication Publication Date Title
CN101345199B (zh) 一种封装结构及其形成方法
US9484292B2 (en) Semiconductor package and method of forming the same
US7656040B2 (en) Stack structure of circuit board with semiconductor component embedded therein
US8642393B1 (en) Package on package devices and methods of forming same
US6469370B1 (en) Semiconductor device and method of production of the semiconductor device
US6214642B1 (en) Area array stud bump flip chip device and assembly process
US20090250251A1 (en) Circuit Device and Method for Manufacturing the Circuit Device
TWI655729B (zh) 一種封裝結構及其製造方法
US6596560B1 (en) Method of making wafer level packaging and chip structure
US20060076665A1 (en) Package stack and manufacturing method thereof
US9258904B2 (en) Semiconductor device and method of forming narrow interconnect sites on substrate with elongated mask openings
CN112670278B (zh) 一种芯片封装结构及芯片封装方法
US8008765B2 (en) Semiconductor package having adhesive layer and method of manufacturing the same
US20020152610A1 (en) Electronic circuit device and method of production of the same
US7939382B2 (en) Method of fabricating a semiconductor package having through holes for molding back side of package
JP2002158307A (ja) 半導体装置及びその製造方法
US20210351153A1 (en) Bonding wire, semiconductor package including the same, and wire bonding method
US20090001552A1 (en) Semiconductor package having through holes for molding back side of package
TWI590349B (zh) 晶片封裝體及晶片封裝製程
KR20100002870A (ko) 반도체 패키지의 제조 방법
CN115985783B (zh) 一种mosfet芯片的封装结构和工艺
CN220796738U (zh) 封装结构
CN101527292B (zh) 芯片封装结构
US6875639B2 (en) Semiconductor device and method of manufacturing the same
TWI393192B (zh) 晶片封裝結構製程

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant