CN101083461A - Drop sampling filtering process and drop sampling filter - Google Patents
Drop sampling filtering process and drop sampling filter Download PDFInfo
- Publication number
- CN101083461A CN101083461A CN 200710118783 CN200710118783A CN101083461A CN 101083461 A CN101083461 A CN 101083461A CN 200710118783 CN200710118783 CN 200710118783 CN 200710118783 A CN200710118783 A CN 200710118783A CN 101083461 A CN101083461 A CN 101083461A
- Authority
- CN
- China
- Prior art keywords
- sampled
- interference
- filtration module
- data
- carried out
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000001914 filtration Methods 0.000 title claims description 135
- 238000000034 method Methods 0.000 title claims description 12
- 238000005070 sampling Methods 0.000 title abstract 10
- 230000008569 process Effects 0.000 title description 3
- 238000012545 processing Methods 0.000 claims abstract description 36
- 238000004364 calculation method Methods 0.000 description 4
- 238000005516 engineering process Methods 0.000 description 4
- 238000006243 chemical reaction Methods 0.000 description 3
- 230000003321 amplification Effects 0.000 description 2
- 238000004891 communication Methods 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 230000008676 import Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000003199 nucleic acid amplification method Methods 0.000 description 2
- 238000001228 spectrum Methods 0.000 description 2
- 238000012937 correction Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000000605 extraction Methods 0.000 description 1
- 230000006698 induction Effects 0.000 description 1
- 230000010365 information processing Effects 0.000 description 1
- 230000005764 inhibitory process Effects 0.000 description 1
- 238000002156 mixing Methods 0.000 description 1
- 238000012913 prioritisation Methods 0.000 description 1
- 230000001902 propagating effect Effects 0.000 description 1
Images
Landscapes
- Picture Signal Circuits (AREA)
- Superheterodyne Receivers (AREA)
Abstract
The invention publishes a fall sampling filter, at least includea the first level of the fall sampling filter module and the second level of antijamming filter module, the first level of fall the sampling filter module is used to carry on the fall sampling processing to the input data, the second level of antijamming filter module is used to carry on the disturb filter of the fall sampled data which is formed by the first level fall sampling filter module. Because the input data of the second level of antijamming filter module is fall sampling processed by the first level sampling filter module, its data feeds speed is smaller than the data input rate which is supplied by the NCO fall sampling filter, like the regarding the second level of antijamming filter module, the algorithm step which can carry out in the input data clock cycle will increases greatly, thus reduces the quantity of the internal multiplier in the second level of antijamming filter module, therefore reduced the chip area effectively, reduced the chip power loss.
Description
Technical field
The present invention relates to integrated circuit (IC) design and make field, particularly a kind of down-sampled filtering method and desampling fir filter.
Background technology
Under the promotion of Digital Signal Processing and large scale integrated circuit technology huge advance made, wireless communication technology just strides forward rapidly towards the digitlization direction, in digital information processing system often process chip just can realize the frequency spectrum shift, extraction/interpolation, filtering, equilibrium of signal, synchronously, functions such as modulating/demodulating, error correction, information source coding/decoding.Certainly everything that is to say to have analog/digital conversion (A/D) or digital-to-analog conversion (D/A) between analog radio frequency (RF) front end and baseband digital signal treatment system all to be digitized as prerequisite.After radiofrequency signal is received by antenna induction, after preliminary election, low noise amplification (LNA), mixing, filtering and amplification, produce second intermediate-freuqncy signal, by behind the anti-aliasing filter as the analog input signal of analog-to-digital converter (A/D), the main effect of analog-to-digital converter is the digital signal that the analog signal conversion of the continuous time that will be suitable for propagating in wireless channel becomes discrete time.Its position in communication system can be placed on antenna tuner output, two/three medium frequency output ends or base band according to the application scenario.Finish digitized spectra by digital down converter then and move, down-sampled, use the outer energy of digital filter inhibition zone at last, and send data to nextport universal digital signal processor NextPort.
Desampling fir filter not only will be born down-sampled task in the prior art, also need to bear the task of filtering interference signal, for example adjacent frequently or with signal noise frequently, therefore desampling fir filter should carry out down-sampled processing to the input data simultaneously and removes interference noise in these input data again.Because prime NCO (the numerically controlled oscillator of desampling fir filter, digital controlled oscillator) provide the speed of input data very high for desampling fir filter, so the algorithm steps that this desampling fir filter can be handled in a clock cycle is exactly very limited, for example to offer the data rate of desampling fir filter be 30MHz to NCO, and the clock of desampling fir filter self is 60MHz, therefore desampling fir filter can only be carried out 2 step algorithms in the clock cycle for the input data, if guarantee the desampling fir filter processing speed, then just need to improve the clock of desampling fir filter self, or the quantity of increase desampling fir filter internal multiplier, make this desampling fir filter can in a clock cycle of input data, carry out more calculation step.Yet often for a chip, because the shared clock of all modules meetings of this chip internal, so the clock of its chip integral body is relatively-stationary, that is to say like this if guarantee the processing speed of this desampling fir filter, just must increase the number of multipliers of desampling fir filter inside, therefore just cause the too huge problem of desampling fir filter internal area in the prior art, thereby increased the power consumption of entire chip.
Summary of the invention
The object of the invention provides a kind of method and desampling fir filter of down-sampled filtering, and it can effectively reduce the chip area of desampling fir filter, thereby reduces the power consumption of entire chip.
For solving the problems of the technologies described above, the present invention proposes a kind of desampling fir filter, at least comprise down-sampled filtration module of the first order and second level anti-interference filtration module, the down-sampled filtration module of the described first order is used for the input data are carried out down-sampled processing, generates down-sampled data; Described second level anti-interference filtration module is used for the down-sampled data that the down-sampled filtration module of the described first order generates are carried out interference filter.
Wherein, described second level anti-interference filtration module comprises adjacent interference filter submodule frequently, is used for the down-sampled data that the down-sampled filtration module of the described first order generates are carried out neighbour's interference filter frequently.
Wherein, described second level anti-interference filtration module also comprises co-channel interference filtering submodule, and the down-sampled data or the described adjacent filtered data of interference filter submodule frequently that are used for the down-sampled filtration module of the described first order is generated are carried out co-channel interference filtering.
Wherein, also comprise controller, be used to control described co-channel interference filtering submodule.
Wherein, the down-sampled filtration module of the described first order is identical with the clock frequency of second level anti-interference filtration module.
Wherein, described input data are produced by digital controlled oscillator NCO, and input rate is 30MHz.
Wherein, the down-sampled data input rate of the down-sampled filtration module generation of the described first order is 10MHz.
The present invention also proposes a kind of down-sampled filtering method, may further comprise the steps: the input data are carried out down-sampled processing, generate down-sampled data; Down-sampled data to described generation are carried out interference filter.
Wherein, describedly down-sampled data are carried out interference filter specifically comprise: the down-sampled data of described generation are carried out neighbour interference filter and/or co-channel interference filtering frequently.
Wherein, before described down-sampled data to generation are carried out co-channel interference filtering, further comprising the steps of: as to judge whether and to carry out co-channel interference filtering to described down-sampled data; If desired, then described down-sampled data are carried out co-channel interference filtering.
Technical scheme of the present invention has the following advantages: because desampling fir filter is divided into two-stage, the down-sampled filtration module of the first order carries out down-sampled, second level anti-interference filtration module is carried out interference filter, the input data of second level anti-interference filtration module are through the down-sampled processing of the down-sampled filtration module of the first order, therefore its data rate is far smaller than the data rate that NCO provides for desampling fir filter, the clock cycle of input data of algorithm steps can carry out in to(for) the anti-interference filtration module of the second level will increase greatly like this, thereby reduce the number of multipliers of second level anti-interference filtration inside modules, effectively reduce area of chip, reduced the power consumption of entire chip.
And prioritization scheme of the present invention is divided into two-stage with desampling fir filter, carry out neighbour's frequency and/or co-channel interference filtering by second level anti-interference filtration module, so just made things convenient for control, can selectively carry out interference filter by the user for neighbour's frequency and/or co-channel interference filtering.And the present invention also can realize control separately to co-channel interference filtering, makes the user when not needing to carry out co-channel interference filtering, in time this co-channel interference filter function is closed.
Description of drawings
Fig. 1 is the structure chart of embodiment of the invention desampling fir filter;
Fig. 2 is the flow chart of the down-sampled filtering method of the embodiment of the invention.
Embodiment
Below in conjunction with drawings and Examples, the specific embodiment of the present invention is described in further detail:
Spirit of the present invention is that the speed that will import data by the down-sampled filtration module of the first order reduces, and reduces the circuit hardware scale of second level anti-interference filtration module, thereby reduces the power consumption of entire chip.
According to foregoing invention spirit, the embodiment of the invention has proposed a kind of multistage desampling fir filter, at first the data of NCO input are carried out down-sampled processing by the down-sampled filtration module of the first order, the speed of the input data of the down-sampled processing of process will reduce greatly, and the input data rate of second level anti-interference filtration module will not be subjected to the influence of NCO, and by the down-sampled filtration module decision of the first order, the down-sampled filtration module of the first order has reduced the sample rate of low-frequency modulation signal, thereby reduced requirement to the subsequent module operating rate, make subsequent module in an input clock cycle, can handle more algorithm, reduce the circuit scale of subsequent module, improved the stability of system.For example NCO to desampling fir filter provide the input data speed be 30MHz, speed through the down-sampled data after the down-sampled processing of the down-sampled filtration module of the first order is 10MHz, this just means the desampling fir filter that is all 60MHz for a clock frequency, the 30MHz that provides for NCO imports data, desampling fir filter can only be carried out 2 step calculation step in each clock cycle of these input data, and just can carry out 6 step calculation step for each clock cycle second level anti-interference filtration module of input data through the down-sampled data of 10MHz after down-sampled the processing, will significantly reduce the needed number of multipliers of second level anti-interference filtration module like this.Certainly the described speed through the down-sampled data after the down-sampled filtration module processing of the first order of the above embodiment of the present invention is 10MHz, it is the more excellent execution mode of the embodiment of the invention,, its occurrence is not subjected to the influence of NCO by the parameter decision of the down-sampled filtration module of the first order.So just can reach the purpose of the down-sampled data rate of control by the performance parameter of the down-sampled filtration module of the control first order according to the operating rate needs of system's subsequent module when design.For example for after down-sampled processing, carrying out neighbour interference filter and/or co-channel interference filtering frequently, the needed multiplier of 30MHz data that handling NCO provides will be 3 times of the down-sampled data of processing 10MHz, therefore should the neighbour frequently the area of interference filter and/or co-channel interference filtration module will correspondingly reduce 1/3, along with reducing of chip area, the power consumption of chip also will correspondingly reduce.The foregoing description described " carrying out down-sampled processing " a kind of better embodiment that just embodiment of the invention proposed by the down-sampled filtration module of the first order, certainly also can be in the advance data processing of its form of Xingqi of down-sampled processing, and the above-mentioned desampling fir filter of the embodiment of the invention also can be made of multistage, for example the first order is carried out down-sampled, neighbour's interference filter is frequently carried out in the second level, and the third level carries out co-channel interference filtering.
As shown in Figure 1, structure chart for embodiment of the invention desampling fir filter, this desampling fir filter comprises down-sampled filtration module 11 of the first order and second level anti-interference filtration module 12 at least, the input data that the down-sampled filtration module 11 of the first order is used for NCO is provided are carried out down-sampled processing, and second level anti-interference filtration module 12 is used for the down-sampled data that the down-sampled filtration module 11 of the first order generates are carried out interference filter.The input data of second level anti-interference filtration module 12 receptions are through the down-sampled filtration module 11 down-sampled processing of the first order like this, the input rate of its data will be far smaller than the input rate that NCO provides the input data, and the input data rate of second level anti-interference filtration module 12 will not be subjected to the influence of NCO, and by down-sampled filtration module 11 decisions of the first order.Therefore the clock cycle for the input data in second level anti-interference filtration module 12 will provide more calculation step, so these second level anti-interference filtration module 12 needed multipliers will significantly reduce, thereby the minimizing chip area reduces the chip overall power.For example, the data rate that NCO provides desampling fir filter is 30MHz, speed through the down-sampled data after the down-sampled filtration module 11 down-sampled processing of the first order is 10MHz, therefore be all the chip of 60MHz for clock frequency, each clock cycle of input data can only provide twice computing concerning the 30MHz data that NCO provides, and the down-sampled data of the 10MHz after down-sampled processing each clock cycle of input data 6 computings just can be provided, so the quantity of required multiplier also can be reduced to original 1/3.Wherein, the clock frequency of down-sampled filtration module 11 of the first order and second level anti-interference filtration module 12 can be identical, for example all is the chip clock of 60MHz.
Wherein, second level anti-interference filtration module 12 comprises adjacent interference filter submodule 121 frequently, is used for the down-sampled data that the down-sampled filtration module 11 of the first order generates are carried out neighbour's interference filter frequently.
Wherein, second level anti-interference filtration module 12 also comprises co-channel interference filtering submodule 122, be used for to the down-sampled data that the down-sampled filtration module of the first order 11 generates carry out co-channel interference filtering or to the neighbour frequently interference filter submodule 121 data of carrying out behind the adjacent interference filter frequently carry out co-channel interference filtering again.This co-channel interference filtering submodule 122 can use separately in second level anti-interference filtration module 12, also can cooperate adjacent interference filter submodule frequently 121 to use, and the data behind neighbour's frequency interference filter submodule 121 adjacent interference filters are frequently carried out co-channel interference filtering.The second level anti-interference filtration module 12 that the embodiment of the invention proposed comprises adjacent interference filter submodule 121 and co-channel interference filtering submodule 122 frequently; it is one of embodiment of the invention preferred implementation; this second level anti-interference filtration module 12 also can comprise other functional module, so other function of providing of second level anti-interference filtration module 12 also should be embodiment of the invention protection range and contains.
Wherein, desampling fir filter also comprises controller 13, be used to control the unlatching of co-channel interference filtering submodule 122 or close, when the user does not need to carry out co-channel interference filtering, this co-channel interference filtering submodule 122 is not closed, for example the user does not want to continue to watch conventional digital TV channel and wishes to watch satellite TV channel, receive satellite TV channel this moment does not just need to carry out co-channel interference filtering, therefore just this co-channel interference filtering submodule 122 is closed in user's switching channels.Wherein this controller 13 can be placed in the outside of desampling fir filter place chip, so just can make to the user a kind of pattern of closing this co-channel interference filtering submodule 122 by force is provided when the converted channel.
As shown in Figure 2, the flow chart for the down-sampled filtering method of the embodiment of the invention may further comprise the steps:
Step S201: the input data are carried out down-sampled processing, generate down-sampled data.At first the data of NCO input are carried out down-sampled processing, will reduce greatly, and the input data rate of system's subsequent module will not be subjected to the influence of NCO through the speed of the down-sampled data of down-sampled processing, and by the down-sampled filtration module decision of the first order.For example NCO data rate that desampling fir filter is provided is 30MHz, speed through the down-sampled data after the down-sampled processing of the down-sampled filtration module of the first order will become 10MHz, therefore be the chip of 60MHz for clock frequency, each clock cycle of input data can only be carried out 2 step computings concerning the 30MHz data that NCO provides, and the down-sampled data of the 10MHz after down-sampled processing each clock cycle of input data just can carry out 6 and go on foot computings.
Step S202: the down-sampled data that generate are carried out interference filter.For example the down-sampled data that generate are carried out neighbour interference filter and/or co-channel interference filtering frequently.This moment, the data input rate for neighbour's frequency interference filter and/or co-channel interference filtering was far smaller than the data input rate that NCO provides, therefore when carrying out neighbour's frequency interference filter and/or co-channel interference filtering, a clock cycle of input data can be handled repeatedly computing, adjacent interference filter frequently and/or the required number of multipliers of co-channel interference filtering will significantly reduce, therefore reduce chip area, reduced the power consumption of chip.For example NCO data rate that desampling fir filter is provided is 30MHz, speed through the down-sampled data after the down-sampled processing of the down-sampled filtration module of the first order will become 10MHz, then carry out neighbour interference filter and/or co-channel interference filtering frequently for the data after down-sampled processing, the needed multiplier of 30MHz data that then handling NCO provides will be 3 times of the down-sampled data of processing 10MHz, therefore should the neighbour frequently the area of interference filter and/or co-channel interference filtration module will correspondingly reduce 1/3, along with reducing of chip area, the power consumption of chip integral body also will correspondingly reduce.The foregoing description described " carrying out down-sampled processing " a kind of better embodiment that just embodiment of the invention proposed by the down-sampled filtration module of the first order, certainly also can before down-sampled processing, carry out the data processing of alternate manner, and the above-mentioned desampling fir filter of the embodiment of the invention is not limited to two-layer configuration, also can be made of multilevel hierarchy.
The embodiment of the invention also proposes a kind of before down-sampled data are carried out co-channel interference filtering, judges whether to carry out down-sampled data the pattern of co-channel interference filtering.Current state machine according to system judges whether that needs carry out co-channel interference filtering, for example the user does not want to continue to watch conventional digital TV channel and wishes to watch satellite TV channel, receive satellite TV channel this moment does not just need to carry out co-channel interference filtering, therefore co-channel interference filtering should be closed.If what the user watched is conventional digital TV channel rather than satellite TV channel, because when receiving conventional digital television signal, receive the interference of other signal of frequency together possibly, so need to open the co-channel interference filter function this moment.
The multilevel hierarchy of desampling fir filter is proposed by the embodiment of the invention, this desampling fir filter can be divided into two-stage at least, the down-sampled filtration module of the first order carries out down-sampled, second level anti-interference filtration module is carried out interference filter, because the input data of second level anti-interference filtration module are through the down-sampled processing of the down-sampled filtration module of the first order, its data input rate is far smaller than the data input rate that NCO provides for desampling fir filter, and its occurrence is not subjected to the influence of NCO by the parameter decision of the down-sampled filtration module of the first order.Therefore reduce the required multiplier number of second level anti-interference filtration module effectively, thereby reduced area of chip, reduced the power consumption of chip.And the control section of this second level anti-interference filtration module also can place chip exterior, makes the user when not needing to carry out co-channel interference filtering, in time this co-channel interference filter function is closed, and makes things convenient for the at any time switching of user to channel.
The above only is a preferred implementation of the present invention; should be pointed out that for those skilled in the art, under the prerequisite that does not break away from the principle of the invention; can also make some improvements and modifications, these improvements and modifications also should be considered as protection scope of the present invention.
Claims (10)
1, a kind of desampling fir filter is characterized in that, comprises down-sampled filtration module of the first order and second level anti-interference filtration module at least, and the down-sampled filtration module of the described first order is used for the input data are carried out down-sampled processing, generates down-sampled data; Described second level anti-interference filtration module is used for the down-sampled data that the down-sampled filtration module of the described first order generates are carried out interference filter.
2, desampling fir filter according to claim 1 is characterized in that, described second level anti-interference filtration module comprises adjacent interference filter submodule frequently, is used for the down-sampled data that the down-sampled filtration module of the described first order generates are carried out neighbour frequency interference filter.
3, desampling fir filter as claimed in claim 1 or 2, it is characterized in that, described second level anti-interference filtration module also comprises co-channel interference filtering submodule, and the down-sampled data or the described adjacent filtered data of interference filter submodule frequently that are used for the down-sampled filtration module of the described first order is generated are carried out co-channel interference filtering.
4, as desampling fir filter as described in the claim 3, it is characterized in that, also comprise controller, be used to control described co-channel interference filtering submodule.
5, desampling fir filter according to claim 1 is characterized in that the down-sampled filtration module of the described first order is identical with the clock frequency of described second level anti-interference filtration module.
6, desampling fir filter according to claim 1 is characterized in that, described input data are produced by digital controlled oscillator NCO, and input rate is 30MHz.
7, desampling fir filter according to claim 1 is characterized in that, the input rate of the down-sampled data that the down-sampled filtration module of the described first order generates is 10MHz.
8, a kind of down-sampled filtering method is characterized in that, may further comprise the steps:
The input data are carried out down-sampled processing, generate down-sampled data;
Down-sampled data to described generation are carried out interference filter.
9, as down-sampled filtering method as described in the claim 8, it is characterized in that, describedly the down-sampled data that generate are carried out interference filter specifically comprise: described down-sampled data are carried out neighbour frequency interference filter and/or co-channel interference filtering.
10, as down-sampled filtering method as described in the claim 9, it is characterized in that, described the down-sampled data that generate are carried out co-channel interference filtering before, further comprising the steps of:
Judge whether and to carry out co-channel interference filtering to described down-sampled data;
If desired, then described down-sampled data are carried out co-channel interference filtering.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2007101187833A CN100547922C (en) | 2007-07-13 | 2007-07-13 | A kind of down-sampled filtering method and desampling fir filter |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2007101187833A CN100547922C (en) | 2007-07-13 | 2007-07-13 | A kind of down-sampled filtering method and desampling fir filter |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101083461A true CN101083461A (en) | 2007-12-05 |
| CN100547922C CN100547922C (en) | 2009-10-07 |
Family
ID=38912786
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2007101187833A Expired - Fee Related CN100547922C (en) | 2007-07-13 | 2007-07-13 | A kind of down-sampled filtering method and desampling fir filter |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100547922C (en) |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102420621A (en) * | 2011-11-16 | 2012-04-18 | 北京华力创通科技股份有限公司 | Method and device for suppressing out-of-band interference of digital signals |
| CN103066950A (en) * | 2013-01-09 | 2013-04-24 | 华为技术有限公司 | Filtering method of far-infra-red ( FIR ) filter and filter |
| CN108881754A (en) * | 2018-07-19 | 2018-11-23 | 重庆湃芯入微科技有限公司 | A kind of interior desampling fir filter for realizing correlated-double-sampling of numeric field |
| CN109194307A (en) * | 2018-08-01 | 2019-01-11 | 南京中感微电子有限公司 | Data processing method and system |
| CN112117984A (en) * | 2020-10-15 | 2020-12-22 | 北京飞宇微电子电路有限责任公司 | Pretreatment module |
| CN114400986A (en) * | 2021-12-07 | 2022-04-26 | 华中光电技术研究所（中国船舶重工集团公司第七一七研究所） | Cascade filtering method and device for portable relative gravimeter |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1234926A (en) * | 1996-10-10 | 1999-11-10 | 统计信号处理公司 | Signal processor employing spectral property of signals |
| US5870436A (en) * | 1997-01-02 | 1999-02-09 | Raytheon Company | Uniform discrete fourier transform filter parameter encoder |
| CN1286329C (en) * | 2003-08-19 | 2006-11-22 | 中兴通讯股份有限公司 | Pi/4DQPSK demodulator and its method |
-
2007
- 2007-07-13 CN CNB2007101187833A patent/CN100547922C/en not_active Expired - Fee Related
Cited By (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102420621A (en) * | 2011-11-16 | 2012-04-18 | 北京华力创通科技股份有限公司 | Method and device for suppressing out-of-band interference of digital signals |
| CN102420621B (en) * | 2011-11-16 | 2014-10-08 | 北京华力创通科技股份有限公司 | Method and device for suppressing out-of-band interference of digital signals |
| CN103066950A (en) * | 2013-01-09 | 2013-04-24 | 华为技术有限公司 | Filtering method of far-infra-red ( FIR ) filter and filter |
| CN103066950B (en) * | 2013-01-09 | 2016-06-15 | 华为技术有限公司 | A kind of method of FIR filter filtering and wave filter |
| CN108881754A (en) * | 2018-07-19 | 2018-11-23 | 重庆湃芯入微科技有限公司 | A kind of interior desampling fir filter for realizing correlated-double-sampling of numeric field |
| CN108881754B (en) * | 2018-07-19 | 2020-07-31 | 重庆湃芯创智微电子有限公司 | Down-sampling filter for realizing correlated double sampling in digital domain |
| CN109194307A (en) * | 2018-08-01 | 2019-01-11 | 南京中感微电子有限公司 | Data processing method and system |
| CN109194307B (en) * | 2018-08-01 | 2022-05-27 | 南京中感微电子有限公司 | Data processing method and system |
| CN112117984A (en) * | 2020-10-15 | 2020-12-22 | 北京飞宇微电子电路有限责任公司 | Pretreatment module |
| CN114400986A (en) * | 2021-12-07 | 2022-04-26 | 华中光电技术研究所（中国船舶重工集团公司第七一七研究所） | Cascade filtering method and device for portable relative gravimeter |
Also Published As
| Publication number | Publication date |
|---|---|
| CN100547922C (en) | 2009-10-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR100700959B1 (en) | Low-power programmable digital filter | |
| CN100547922C (en) | A kind of down-sampled filtering method and desampling fir filter | |
| CN101188590B (en) | Digital downlink frequency conversion system and digital downlink frequency conversion method in multi-carrier signal processing | |
| CN1134902C (en) | Circuit for multi-standard communications terminal | |
| US8619840B2 (en) | Apparatus and methods for sampling rate conversion for wireless transceivers | |
| CA2413282A1 (en) | System and method for peak power reduction in multiple carrier communications systems | |
| JP2007158545A (en) | Radio receiver | |
| US20110096878A1 (en) | Delta-Sigma Analog-to-Digital Converter, Radio Receiver, Communication Apparatus, Method, and Computer Program | |
| CN101572558A (en) | Intermediate frequency transceiving chip | |
| CN103957020A (en) | Signal intermediate-frequency receiving device suitable for multimode mobile communication system | |
| CN101217719A (en) | A realization method of receiver applied in dual-mode base station | |
| CN101335730B (en) | Single channel digital frequency selection system with input and output on same frequency and implementing method thereof | |
| US8605222B2 (en) | Receiver device, tuner, and television receiver | |
| Ghazel et al. | On design and implementation of a decimation filter for multistandard wireless transceivers | |
| US6347123B1 (en) | Low-current sample rate converter | |
| CN102187589A (en) | Transceiver having multistage channel filter in wireless communication system | |
| CN101917376B (en) | Two-stage frequency conversion method for digital down conversion system in multi-carrier digital receiver | |
| US20030058973A1 (en) | Adaptive pulse frame rate frequency control for digital amplifier systems | |
| CN201114161Y (en) | Digital down conversion system for multi- carrier signal processing | |
| JP2006521075A (en) | Method and apparatus for receiving a signal | |
| KR100964383B1 (en) | Digital intensive rf receiver | |
| CN116566393A (en) | Analog-to-digital conversion system, audio processing method, device, medium and product | |
| CN201256387Y (en) | Single channel digital frequency selection system with input and output on same frequency | |
| CN114900405A (en) | Acars signal demodulation method based on Soc | |
| CN110768920A (en) | Multi-system-based high-integration signal processing method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| PE01 | Entry into force of the registration of the contract for pledge of patent right |
Denomination of invention: Drop sampling filtering process and drop sampling filter Effective date of registration: 20130205 Granted publication date: 20091007 Pledgee: China Development Bank Co Pledgor: Beijing InnoFidei Technology Co. Ltd.|Beijing smartwell xunlian Polytron Technologies Inc|Anhui smartwell Communication Technology Co. Ltd. Registration number: 2013990000087 |
|
| PLDC | Enforcement, change and cancellation of contracts on pledge of patent right or utility model | ||
| PC01 | Cancellation of the registration of the contract for pledge of patent right |
Date of cancellation: 20140416 Granted publication date: 20091007 Pledgee: China Development Bank Co Pledgor: Beijing InnoFidei Technology Co. Ltd.|Beijing smartwell xunlian Polytron Technologies Inc|Anhui smartwell Communication Technology Co. Ltd. Registration number: 2013990000087 |
|
| PLDC | Enforcement, change and cancellation of contracts on pledge of patent right or utility model | ||
| C41 | Transfer of patent application or patent right or utility model | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20151110 Address after: 100080, Beijing, Zhongguancun Haidian District Street 11, 100 million world wealth center, block A, 12 Patentee after: BEIJING BOXIN SHITONG TECHNOLOGY CO., LTD. Address before: 100084 No. 8, building 1, No. 2303, Zhongguancun East Road, Beijing, Haidian District Patentee before: Beijing Chuangyi Vision Technology Co., Ltd. |
|
| DD01 | Delivery of document by public notice | ||
| DD01 | Delivery of document by public notice |
Addressee: BEIJING BOXIN SHITONG TECHNOLOGY CO., LTD. Document name: Notification of Termination of Patent Right |
|
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20091007 Termination date: 20180713 |