CH669477A5 - - Google Patents

Download PDF

Info

Publication number
CH669477A5
CH669477A5 CH4004/85A CH400485A CH669477A5 CH 669477 A5 CH669477 A5 CH 669477A5 CH 4004/85 A CH4004/85 A CH 4004/85A CH 400485 A CH400485 A CH 400485A CH 669477 A5 CH669477 A5 CH 669477A5
Authority
CH
Switzerland
Prior art keywords
layer
housing
component
polymer
protective layer
Prior art date
Application number
CH4004/85A
Other languages
German (de)
English (en)
Inventor
Seppo Pienimaa
Original Assignee
Lohja Ab Oy
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Lohja Ab Oy filed Critical Lohja Ab Oy
Publication of CH669477A5 publication Critical patent/CH669477A5/de

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/565Moulds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/50Tape automated bonding [TAB] connectors, i.e. film carriers; Manufacturing methods related thereto
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01005Boron [B]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01024Chromium [Cr]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01052Tellurium [Te]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01057Lanthanum [La]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01058Cerium [Ce]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01075Rhenium [Re]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01087Francium [Fr]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/014Solder alloys
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1203Rectifying Diode
    • H01L2924/12033Gunn diode
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1204Optical Diode
    • H01L2924/12044OLED
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901Structure
    • H01L2924/1904Component type
    • H01L2924/19042Component type being an inductor

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
  • Wire Bonding (AREA)
CH4004/85A 1984-09-17 1985-09-16 CH669477A5 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FI843631A FI76220C (fi) 1984-09-17 1984-09-17 Foerfarande foer inkapsling av pao ett baerarband anordnade halvledarkomponenter.

Publications (1)

Publication Number Publication Date
CH669477A5 true CH669477A5 (es) 1989-03-15

Family

ID=8519611

Family Applications (1)

Application Number Title Priority Date Filing Date
CH4004/85A CH669477A5 (es) 1984-09-17 1985-09-16

Country Status (8)

Country Link
BE (1) BE903242A (es)
CA (1) CA1232372A (es)
CH (1) CH669477A5 (es)
DE (1) DE3533159A1 (es)
FI (1) FI76220C (es)
FR (1) FR2570544B1 (es)
GB (1) GB2164794B (es)
SE (1) SE8504295L (es)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3338597A1 (de) * 1983-10-24 1985-05-02 GAO Gesellschaft für Automation und Organisation mbH, 8000 München Datentraeger mit integriertem schaltkreis und verfahren zur herstellung desselben
GB2202372B (en) * 1984-07-05 1991-02-13 Nat Semiconductor Corp Pre-testable semiconductor die package and fabrication method
FR2598258B1 (fr) * 1986-04-30 1988-10-07 Aix Les Bains Composants Procede d'encapsulation de circuits integres.
DE3623419A1 (de) * 1986-07-11 1988-01-21 Junghans Uhren Gmbh Verfahren zum bestuecken eines leiterbahnen-netzwerkes fuer den schaltungstraeger eines elektromechanischen uhrwerks und teilbestuecktes leiterbahnen-netzwerk eines uhrwerks-schaltungstraegers
JPH02155256A (ja) * 1988-12-08 1990-06-14 Mitsubishi Electric Corp 半導体装置
JP2751450B2 (ja) * 1989-08-28 1998-05-18 セイコーエプソン株式会社 テープキャリアの実装構造及びその実装方法
US5156983A (en) * 1989-10-26 1992-10-20 Digtial Equipment Corporation Method of manufacturing tape automated bonding semiconductor package
IT1243817B (it) * 1990-10-09 1994-06-28 Sgs Thomson Microelectronics Metodo per la fabbricazione di contenitori in plastica, per circuiti integrati, con dissipatore termico incorporato
KR930010072B1 (ko) * 1990-10-13 1993-10-14 금성일렉트론 주식회사 Ccd패키지 및 그 제조방법
JP2531382B2 (ja) * 1994-05-26 1996-09-04 日本電気株式会社 ボ―ルグリッドアレイ半導体装置およびその製造方法
AT402617B (de) * 1995-07-11 1997-07-25 Datacon Schweitzer & Zeindl Gm Anlage zum automatisierten, hermetischen anlage zum automatisierten, hermetischen verschliessen von gehäusen verschliessen von gehäusen
DE19650318C2 (de) * 1996-09-23 1999-05-06 Tech Gmbh Antriebstechnik Und Gehäuse aus Metallblech für eine Schaltung der Leistungselektronik
DE10117797C2 (de) * 2001-04-10 2003-04-17 Bosch Gmbh Robert Montagevorrichtung und Verfahren zum Aufbau eines elektronischen Bauteils
US6692610B2 (en) * 2001-07-26 2004-02-17 Osram Opto Semiconductors Gmbh Oled packaging
DE10151657C1 (de) * 2001-08-02 2003-02-06 Fraunhofer Ges Forschung Verfahren zur Montage eines Chips auf einem Substrat
TW582078B (en) * 2002-11-29 2004-04-01 Chipmos Technologies Bermuda Packaging process for improving effective die-bonding area
FR2919756B1 (fr) * 2007-07-31 2009-11-20 Tacchini Ets Procede de protection d'un composant electronique.
DE102013016697B4 (de) 2013-08-19 2023-12-21 Oechsler Aktiengesellschaft Oberflächenmontiertes Bauelement und Verwendung davon
CN113602557B (zh) * 2021-08-04 2022-09-09 深圳市辉悦科技有限公司 具有定位二次修正功能的芯片编带机

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3979659A (en) * 1975-01-30 1976-09-07 Texas Instruments Incorporated Automotive alternator rectifier bridges
US4300153A (en) * 1977-09-22 1981-11-10 Sharp Kabushiki Kaisha Flat shaped semiconductor encapsulation
US4330790A (en) * 1980-03-24 1982-05-18 National Semiconductor Corporation Tape operated semiconductor device packaging
FR2520541A1 (fr) * 1982-01-22 1983-07-29 Flonic Sa Procede d'insertion d'un circuit integre dans une carte a memoire et carte obtenue suivant ce procede
FI72409C (fi) * 1984-03-09 1987-05-11 Lohja Ab Oy Foerfarande foer inkapsling av pao en baerremsa anordnade halvledarkomponenter.

Also Published As

Publication number Publication date
FI76220C (fi) 1988-09-09
GB8522166D0 (en) 1985-10-09
DE3533159A1 (de) 1986-03-27
GB2164794A (en) 1986-03-26
SE8504295L (sv) 1986-03-18
GB2164794B (en) 1988-03-23
SE8504295D0 (sv) 1985-09-16
BE903242A (fr) 1986-01-16
FI76220B (fi) 1988-05-31
FR2570544B1 (fr) 1990-01-05
FI843631A0 (fi) 1984-09-17
CA1232372A (en) 1988-02-02
FI843631L (fi) 1986-03-18
FR2570544A1 (fr) 1986-03-21

Similar Documents

Publication Publication Date Title
CH669477A5 (es)
DE69618458T2 (de) Halbleiterteil mit einem zu einem verdrahtungsträger elektrisch verbundenem chip
EP0299530B1 (de) Trägerelement zum Einbau in Ausweiskarten
EP0484353B1 (de) Trägerelement mit wenigstens einem integrierten schaltkreis, insbesondere zum einbau in chip-karten
EP2027600B1 (de) Verfahren zum Einbetten zumindest eines Bauelements in einem Leiterplattenelement
DE68908808T2 (de) Verfahren zum Montieren elektronischer Mikrokomponenten auf einer Unterlage und Zwischenprodukt.
DE2858153C2 (de) Verfahren zum Ankleben eines elektrischen Bauteils mit einer flächenförmigen Elektrode an eine Trägerplatte
DE102009043587A1 (de) Funktionelles Laminat
DE1552962A1 (de) Geraet zum Aufbringen von Loetmittel oder aehnlichem schmelzbarem Material
WO2008101529A1 (de) Verfahren und halbzeug zur herstellung eines inlays
DE2802654B2 (de) Befestigung einer Halbleiterplatte an einer Läppscheibe
DE2451888A1 (de) Verfahren und vorrichtung zum automatischen ausrichten und verbinden eines halbleiterplaettchens mit einem leitungsrahmenaufbau
DE19522338B4 (de) Chipträgeranordnung mit einer Durchkontaktierung
DE19532755C1 (de) Chipmodul, insbesondere für den Einbau in Chipkarten, und Verfahren zur Herstellung eines derartigen Chipmoduls
DE2060264A1 (de) Haltevorrichtung fuer Halbleiterplaettechen und Verfahren zum Verbinden der Haltevorrichtung mit dem Halbleiterplaettchen
DE2532009A1 (de) Verfahren zur herstellung eines elektrischen bauteiles, bestehend aus mindestens zwei durch eine isolierschicht getrennte bauelemente
DE1812158A1 (de) Verfahren zum Einbetten von Halbleiterscheiben in dielektrische Schichten
DE102005015036B4 (de) Verfahren zur Montage eines Chips auf einer Unterlage
DE602004004647T2 (de) Verfahren zum zusammenbauen eines elektronischen komponent auf einem substrat
AT515443B1 (de) Verfahren zum Herstellen einer Leiterplatte sowie Leiterplatte
EP1352551B1 (de) Verfahren und vorrichtung zum anbringen von leiterdrähten auf oder in einer trageschicht
AT398876B (de) Zwei- oder mehrlagige leiterplatte
DE19852832A1 (de) Verfahren zur Herstellung eines Metall-Kunststoff-Laminats
DE69930946T2 (de) Thermokopf, thermokopfeinheit und herstellungsverfahren dafür
DE10012882C2 (de) Verfahren und Vorrichtung zur Aufbringung eines Halbleiterchips auf ein Trägerelement

Legal Events

Date Code Title Description
PL Patent ceased