BR112016025031A2 - co-otimização de dcvs cpu/gpu para redução de consumo de energia no processamento de quadro gráfico - Google Patents

co-otimização de dcvs cpu/gpu para redução de consumo de energia no processamento de quadro gráfico

Info

Publication number
BR112016025031A2
BR112016025031A2 BR112016025031A BR112016025031A BR112016025031A2 BR 112016025031 A2 BR112016025031 A2 BR 112016025031A2 BR 112016025031 A BR112016025031 A BR 112016025031A BR 112016025031 A BR112016025031 A BR 112016025031A BR 112016025031 A2 BR112016025031 A2 BR 112016025031A2
Authority
BR
Brazil
Prior art keywords
gpu
cpu
dcvs
frame processing
power consumption
Prior art date
Application number
BR112016025031A
Other languages
English (en)
Other versions
BR112016025031B1 (pt
Inventor
Jun Park Hee
Mondal Mriganka
Hoon Kang Young
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of BR112016025031A2 publication Critical patent/BR112016025031A2/pt
Publication of BR112016025031B1 publication Critical patent/BR112016025031B1/pt

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T1/00—General purpose image data processing
    • G06T1/20—Processor architectures; Processor configuration, e.g. pipelining
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3206—Monitoring of events, devices or parameters that trigger a change in power modality
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/16—Constructional details or arrangements
    • G06F1/20—Cooling means
    • G06F1/206—Cooling means comprising thermal management
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3206—Monitoring of events, devices or parameters that trigger a change in power modality
    • G06F1/3228—Monitoring task completion, e.g. by use of idle timers, stop commands or wait commands
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/324—Power saving characterised by the action undertaken by lowering clock frequency
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/3296—Power saving characterised by the action undertaken by lowering the supply or operating voltage
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/02—Details of power systems and of start or stop of display operation
    • G09G2330/021—Power management, e.g. power saving
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2360/00—Aspects of the architecture of display systems
    • G09G2360/06—Use of more than one graphics processor to process data before displaying to one or more screens
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Human Computer Interaction (AREA)
  • Software Systems (AREA)
  • Power Sources (AREA)

Abstract

sistemas, métodos e programas de computador são descritos para minimizar o consumo de energia no processamento de quadro gráfico. um método desses compreende: a iniciação do processamento de quadro gráfico a ser realizado de forma cooperativa por uma unidade de processamento central (cpu) e uma unidade de processamento gráfico (gpu); recebimento dos dados de atividade de cpu e dados de atividade de gpu; a determinação de um conjunto de níveis de escalonamento de voltagem/frequência e relógio dinâmico disponíveis (dcvs) para gpu e cpu; e seleção a partir do conjunto de níveis dcvs disponíveis, de uma combinação ideal de um nível gpu dcvs e um nível cpu dcvs, com base nos dados de atividade de cpu e gpu, que minimiza um consumo de energia combinado da cpu e gpu durante o processamento de quadro gráfico.
BR112016025031-1A 2014-04-30 2015-04-29 Método e sistema para minimizar consumo de potência em processamento de quadro gráfico e memória legível por computador BR112016025031B1 (pt)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US14/266,685 US9378536B2 (en) 2014-04-30 2014-04-30 CPU/GPU DCVS co-optimization for reducing power consumption in graphics frame processing
US14/266,685 2014-04-30
PCT/US2015/028098 WO2015168189A1 (en) 2014-04-30 2015-04-29 Cpu/gpu dcvs co-optimization for reducing power consumption in graphics frame processing

Publications (2)

Publication Number Publication Date
BR112016025031A2 true BR112016025031A2 (pt) 2017-08-15
BR112016025031B1 BR112016025031B1 (pt) 2022-09-20

Family

ID=53177364

Family Applications (1)

Application Number Title Priority Date Filing Date
BR112016025031-1A BR112016025031B1 (pt) 2014-04-30 2015-04-29 Método e sistema para minimizar consumo de potência em processamento de quadro gráfico e memória legível por computador

Country Status (7)

Country Link
US (1) US9378536B2 (pt)
EP (1) EP3137965B1 (pt)
JP (1) JP6412162B2 (pt)
KR (1) KR102380576B1 (pt)
CN (1) CN106258011B (pt)
BR (1) BR112016025031B1 (pt)
WO (1) WO2015168189A1 (pt)

Families Citing this family (38)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2786224B1 (en) * 2011-11-30 2020-05-06 Intel Corporation Reducing power for 3d workloads
US9530174B2 (en) * 2014-05-30 2016-12-27 Apple Inc. Selective GPU throttling
US20160077565A1 (en) * 2014-09-17 2016-03-17 Advanced Micro Devices, Inc. Frequency configuration of asynchronous timing domains under power constraints
KR102325453B1 (ko) * 2014-12-04 2021-11-11 삼성전자주식회사 반도체 장치의 동작 방법
US9910475B2 (en) * 2014-12-23 2018-03-06 Intel Corporation Processor core power event tracing
US20170045925A1 (en) * 2015-07-24 2017-02-16 Power It Perfect, Inc. Systems and methods of controlling a power supply signal delivered to an electronic device
US10445850B2 (en) * 2015-08-26 2019-10-15 Intel Corporation Technologies for offloading network packet processing to a GPU
KR102375925B1 (ko) * 2015-08-31 2022-03-17 삼성전자주식회사 Cpu의 작동 방법과 상기 cpu를 포함하는 시스템의 작동 방법
KR102452154B1 (ko) * 2015-10-27 2022-10-07 삼성전자주식회사 영상 처리 장치 및 이를 포함하는 표시 시스템
US10108564B2 (en) * 2016-03-28 2018-10-23 Qualcomm Incorporated Active and stall cycle based dynamic scaling of processor frequency and bus bandwidth
US10296067B2 (en) * 2016-04-08 2019-05-21 Qualcomm Incorporated Enhanced dynamic clock and voltage scaling (DCVS) scheme
CN107610039A (zh) * 2016-07-12 2018-01-19 联发科技股份有限公司 图像处理方法及图像处理装置
US10776895B2 (en) * 2017-02-10 2020-09-15 Apple Inc. GPU power and performance management
US10290289B2 (en) * 2017-04-01 2019-05-14 Intel Corporation Adaptive multibit bus for energy optimization
US10319065B2 (en) 2017-04-13 2019-06-11 Microsoft Technology Licensing, Llc Intra-frame real-time frequency control
CN107465929B (zh) * 2017-07-21 2019-02-01 山东大学 基于hevc的dvfs控制方法、***、处理器及存储设备
US10699369B2 (en) * 2017-12-27 2020-06-30 Intel Corporation Intelligent memory DVFS scheme exploiting graphics inter-frame level correlation
CN111902790B (zh) * 2018-08-30 2022-05-31 华为技术有限公司 一种调频方法、装置及计算机可读存储介质
WO2020102929A1 (en) * 2018-11-19 2020-05-28 Alibaba Group Holding Limited Unified power management
US11423035B2 (en) 2019-02-04 2022-08-23 Pearson Education, Inc. Scoring system for digital assessment quality with harmonic averaging
US11854433B2 (en) * 2019-02-04 2023-12-26 Pearson Education, Inc. Systems and methods for item response modelling of digital assessments
US11181969B2 (en) * 2019-04-02 2021-11-23 Dell Products, Lp Method and system for graphics processor unit busy state detection
CN110308784A (zh) * 2019-04-30 2019-10-08 东莞恒创智能科技有限公司 基于Nvidia TX2的CPU、GPU联合调频节能优化方法
US11100698B2 (en) * 2019-06-28 2021-08-24 Ati Technologies Ulc Real-time GPU rendering with performance guaranteed power management
CN110365962B (zh) * 2019-07-17 2021-08-17 Oppo广东移动通信有限公司 色域转换处理方法、装置以及电子设备
US11093019B2 (en) 2019-07-29 2021-08-17 Microsoft Technology Licensing, Llc Integrated circuit power domains segregated among power supply phases
US11698812B2 (en) * 2019-08-29 2023-07-11 Intel Corporation System, apparatus and method for providing hardware state feedback to an operating system in a heterogeneous processor
US11409341B2 (en) 2019-10-01 2022-08-09 Intel Corporation Repeating graphics render pattern detection
CN112925592A (zh) 2019-12-05 2021-06-08 超威半导体公司 渲染主页面的内核软件驱动的颜色重新映射
US11194377B2 (en) * 2020-01-21 2021-12-07 Dell Products L.P. System and method for optimizing hardware resources for optimal workload performance
KR20210101663A (ko) 2020-02-10 2021-08-19 삼성전자주식회사 프레임의 생성에 소요된 시간 및 최대 허용 시간에 기반하여 프로세싱 유닛을 제어하는 전자 장치 및 전자 장치의 동작 방법
US11467621B2 (en) * 2020-02-28 2022-10-11 Qualcomm Incorporated Computer processing unit intra-frame clock and voltage scaling based on graphics application awareness
US20220044350A1 (en) * 2020-08-07 2022-02-10 Advanced Micro Devices, Inc. Graphics processing unit with selective two-level binning
CN112306689B (zh) * 2020-11-02 2021-05-11 时代云英(深圳)科技有限公司 一种边缘计算***及方法
CN114510139B (zh) * 2020-11-16 2024-06-04 深圳市万普拉斯科技有限公司 一种调频方法、装置及电子设备
CN113138655B (zh) * 2021-04-02 2023-11-28 Oppo广东移动通信有限公司 处理器频率的调整方法、装置、电子设备及存储介质
CN117730294A (zh) * 2021-04-26 2024-03-19 索尼半导体解决方案公司 用于图像传感器应用的动态电压和频率缩放
US20210326191A1 (en) * 2021-06-25 2021-10-21 Intel Corporation Methods and apparatus to align media workloads

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3266110B2 (ja) * 1998-08-14 2002-03-18 日本電気株式会社 ビデオコントローラ及びその消費電力制御回路
US6924781B1 (en) * 1998-09-11 2005-08-02 Visible Tech-Knowledgy, Inc. Smart electronic label employing electronic ink
JP4549652B2 (ja) * 2003-10-27 2010-09-22 パナソニック株式会社 プロセッサシステム
JP4476876B2 (ja) * 2005-06-10 2010-06-09 三菱電機株式会社 並列計算装置
US7529948B2 (en) 2005-08-25 2009-05-05 Apple Inc. Methods and apparatuses for dynamic power estimation
US8566607B2 (en) * 2005-08-26 2013-10-22 International Business Machines Corporation Cryptography methods and apparatus used with a processor
US8284205B2 (en) * 2007-10-24 2012-10-09 Apple Inc. Methods and apparatuses for load balancing between multiple processing units
US7949889B2 (en) * 2008-01-07 2011-05-24 Apple Inc. Forced idle of a data processing system
US8199158B2 (en) * 2008-06-11 2012-06-12 Intel Corporation Performance allocation method and apparatus
US8671413B2 (en) * 2010-01-11 2014-03-11 Qualcomm Incorporated System and method of dynamic clock and voltage scaling for workload based power management of a wireless mobile device
US9086883B2 (en) 2011-06-10 2015-07-21 Qualcomm Incorporated System and apparatus for consolidated dynamic frequency/voltage control
JP5794010B2 (ja) * 2011-07-19 2015-10-14 富士通株式会社 情報処理装置、制御プログラムおよび制御方法
US9442773B2 (en) * 2011-11-21 2016-09-13 Qualcomm Incorporated Thermally driven workload scheduling in a heterogeneous multi-processor system on a chip
US8924758B2 (en) 2011-12-13 2014-12-30 Advanced Micro Devices, Inc. Method for SOC performance and power optimization
US9129394B2 (en) * 2012-12-14 2015-09-08 Microsoft Technology Licensing, Llc CPU-GPU parallelization
US9477568B2 (en) * 2013-09-27 2016-10-25 International Business Machines Corporation Managing interconnect electromigration effects

Also Published As

Publication number Publication date
KR102380576B1 (ko) 2022-03-29
WO2015168189A1 (en) 2015-11-05
EP3137965B1 (en) 2019-02-20
US9378536B2 (en) 2016-06-28
JP6412162B2 (ja) 2018-10-24
CN106258011B (zh) 2019-07-12
US20150317762A1 (en) 2015-11-05
CN106258011A (zh) 2016-12-28
KR20160147964A (ko) 2016-12-23
BR112016025031B1 (pt) 2022-09-20
EP3137965A1 (en) 2017-03-08
JP2017515230A (ja) 2017-06-08

Similar Documents

Publication Publication Date Title
BR112016025031A2 (pt) co-otimização de dcvs cpu/gpu para redução de consumo de energia no processamento de quadro gráfico
ZA202208792B (en) Methods of treating and preventing graft versus host disease
MY191124A (en) Service processing method and apparatus
JP2017515230A5 (pt)
BR112017005824A2 (pt) método, e, dispositivo móvel.
BR112016016831A8 (pt) método implementado por computador, sistema incluindo memória e um ou mais processadores, e meio legível por computador não transitório
CL2016002243A1 (es) Un método, dispositivo y sistema para desplegar tendencias y variación en un grupode datos fisiológicos.
BR112015023696A2 (pt) sistema e método para público-alvo
BR112018069546A2 (pt) ciclo de ativação e de paralisação baseado em escalonamento dinâmico de frequência de processador e largura de banda de barramento
BR112014015484A2 (pt) sistema para gerar informações em relação a um curso de um procedimento, estação de trabalho, método de gerar informações em relação a um curso de um procedimento, e produto de programa de computador
BR112013016711A2 (pt) configuração de dispositivo dinâmico com o uso de predicados
AR087681A1 (es) Sistema y metodo para proveer acceso a internet a un dispositivo informatico
AR090202A1 (es) Metodos y aparatos para reducir los requisitos de memoria para aplicaciones de software de sistemas de control de procesos
BR112014018141A8 (pt) Sistema de controle de regulador de voltagem, circuito integrado, método para controlar uma voltagem de processador e sistema de gestão de energia
BR112018006946A2 (pt) sinalização de regiões de vídeo atualizadas
BR112015013917A2 (pt) método, unidade de computação, e sistema
BR112017010418A2 (pt) sistemas e métodos para o controle de energia temporal dinâmico
TW201614416A (en) Mechanism for facilitating power extension service at computing devices
BR112014031934A8 (pt) Método com base em euglobulina para determinar a atividade biológica de defibrotide
IN2014DN08648A (pt)
BR112015023786A2 (pt) desambiguação não-determinística e casamento de dados locais empresariais
BR112019000012A8 (pt) Circuitos e métodos que proveem calibração para a mitigação de temperatura de um dispositivo de computação
BR112015008303A2 (pt) sistema, método implantado por processador e artigo
BR112017008290A2 (pt) terapia de combinação
BR112016026079A8 (pt) método implementado por computador para guias em um sistema de geração de conteúdo

Legal Events

Date Code Title Description
B06U Preliminary requirement: requests with searches performed by other patent offices: procedure suspended [chapter 6.21 patent gazette]
B350 Update of information on the portal [chapter 15.35 patent gazette]
B09A Decision: intention to grant [chapter 9.1 patent gazette]
B16A Patent or certificate of addition of invention granted [chapter 16.1 patent gazette]

Free format text: PRAZO DE VALIDADE: 20 (VINTE) ANOS CONTADOS A PARTIR DE 29/04/2015, OBSERVADAS AS CONDICOES LEGAIS