BR112015032519A2 - interface de memória não volátil - Google Patents
interface de memória não volátilInfo
- Publication number
- BR112015032519A2 BR112015032519A2 BR112015032519A BR112015032519A BR112015032519A2 BR 112015032519 A2 BR112015032519 A2 BR 112015032519A2 BR 112015032519 A BR112015032519 A BR 112015032519A BR 112015032519 A BR112015032519 A BR 112015032519A BR 112015032519 A2 BR112015032519 A2 BR 112015032519A2
- Authority
- BR
- Brazil
- Prior art keywords
- memory
- memory interface
- nonvolatile memory
- request
- send
- Prior art date
Links
- 230000004044 response Effects 0.000 abstract 2
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
- G06F12/023—Free address space management
- G06F12/0238—Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory
- G06F12/0246—Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory in block erasable memory, e.g. flash memory
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
- G06F12/023—Free address space management
- G06F12/0238—Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Program control for peripheral devices
- G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1668—Details of memory controller
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
- G06F3/0671—In-line storage system
- G06F3/0673—Single storage device
- G06F3/0679—Non-volatile semiconductor memory device, e.g. flash memory, one time programmable memory [OTP]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/72—Details relating to flash memory management
- G06F2212/7202—Allocation control and policies
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Human Computer Interaction (AREA)
- Retry When Errors Occur (AREA)
- Debugging And Monitoring (AREA)
- Information Transfer Systems (AREA)
- Bus Control (AREA)
- Storage Device Security (AREA)
- Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
Abstract
em uma modalidade, uma interface de memória pode enviar uma indicação de que uma solicitação está sendo enviada. a indicação pode ser enviada para uma memória não volátil através de um barramento ponto a ponto entre uma interface de memória e a memória não volátil. a interface de memória pode enviar a solicitação para a memória não volátil através do barramento. a solicitação pode incluir um endereço que pode ser usado para identificar uma localização para armazenar ou ler dados. a memória não volátil pode adquirir a solicitação do barramento e processar a solicitação. após processar a solicitação, a memória não volátil pode enviar uma indicação para a interface de memória que indica que a memória não volátil tem uma resposta a enviar para a interface de memória. a interface de memória pode conceder acesso ao barramento para a memória não volátil. após ser concedido acesso ao barramento, a memória não volátil pode enviar a resposta para a interface de memória.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/IB2013/002080 WO2015011516A1 (en) | 2013-07-26 | 2013-07-26 | Non-volatile memory interface |
Publications (2)
Publication Number | Publication Date |
---|---|
BR112015032519A2 true BR112015032519A2 (pt) | 2017-07-25 |
BR112015032519B1 BR112015032519B1 (pt) | 2021-11-09 |
Family
ID=52391475
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
BR112015032519-0A BR112015032519B1 (pt) | 2013-07-26 | 2013-07-26 | Método e aparelho para interface de memória não volátil |
Country Status (8)
Country | Link |
---|---|
US (2) | US9535829B2 (pt) |
EP (1) | EP3025239B1 (pt) |
JP (1) | JP6192192B2 (pt) |
KR (1) | KR101836219B1 (pt) |
CN (1) | CN105308584B (pt) |
BR (1) | BR112015032519B1 (pt) |
RU (1) | RU2623801C1 (pt) |
WO (1) | WO2015011516A1 (pt) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105308584B (zh) | 2013-07-26 | 2019-07-16 | 英特尔公司 | 非易失性存储器接口 |
US10127184B2 (en) | 2016-09-27 | 2018-11-13 | Intel Corporation | Low overheard high throughput solution for point-to-point link |
US11194524B2 (en) | 2017-09-15 | 2021-12-07 | Qualcomm Incorporated | Apparatus and method for performing persistent write operations using a persistent write command |
US11347477B2 (en) | 2019-09-27 | 2022-05-31 | Intel Corporation | Compute in/near memory (CIM) circuit architecture for unified matrix-matrix and matrix-vector computations |
Family Cites Families (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4989251A (en) * | 1988-05-10 | 1991-01-29 | Diaphon Development Ab | Hearing aid programming interface and method |
US5293495A (en) * | 1992-06-29 | 1994-03-08 | Xerox Corporation | Method of addressing devices and transferring data on a bus |
JPH06231074A (ja) * | 1993-01-29 | 1994-08-19 | Nec Corp | システムバスの多重アクセス方式 |
JP3403284B2 (ja) * | 1995-12-14 | 2003-05-06 | インターナショナル・ビジネス・マシーンズ・コーポレーション | 情報処理システム及びその制御方法 |
EP1033855A1 (en) * | 1999-03-03 | 2000-09-06 | Deutsche Thomson-Brandt Gmbh | Method and apparatus for transferring data on a bus to or from a device to be controlled by said bus |
TW523672B (en) * | 1999-04-23 | 2003-03-11 | Via Tech Inc | Bus system delayed transaction method and device applying the method |
JP2004280191A (ja) * | 2003-03-12 | 2004-10-07 | Matsushita Electric Ind Co Ltd | データ転送制御方法および装置 |
US20050071707A1 (en) | 2003-09-30 | 2005-03-31 | Hampel Craig E. | Integrated circuit with bi-modal data strobe |
JP2005242414A (ja) * | 2004-02-24 | 2005-09-08 | Sony Corp | 情報処理装置および方法、並びにプログラム |
CA2682814C (en) * | 2004-07-12 | 2011-11-08 | Kabushiki Kaisha Toshiba | Storage device and host apparatus |
US7310260B2 (en) * | 2005-03-23 | 2007-12-18 | Seiko Epson Corporation | High performance register accesses |
US8452929B2 (en) * | 2005-04-21 | 2013-05-28 | Violin Memory Inc. | Method and system for storage of data in non-volatile media |
US7496719B2 (en) * | 2005-07-26 | 2009-02-24 | Intel Corporation | Universal nonvolatile memory boot mode |
US7694099B2 (en) * | 2007-01-16 | 2010-04-06 | Advanced Risc Mach Ltd | Memory controller having an interface for providing a connection to a plurality of memory devices |
JP2009015566A (ja) * | 2007-07-04 | 2009-01-22 | Panasonic Corp | データ転送装置 |
US9342445B2 (en) * | 2009-07-23 | 2016-05-17 | Hgst Technologies Santa Ana, Inc. | System and method for performing a direct memory access at a predetermined address in a flash storage |
KR101616097B1 (ko) * | 2009-11-11 | 2016-04-28 | 삼성전자주식회사 | 불휘발성 메모리 장치의 프로그램 방법 |
US8310880B2 (en) * | 2010-03-05 | 2012-11-13 | 248 Solid State, Inc. | Virtual channel support in a nonvolatile memory controller |
JP5547154B2 (ja) * | 2011-09-21 | 2014-07-09 | 株式会社東芝 | メモリ・デバイス |
CN105308584B (zh) | 2013-07-26 | 2019-07-16 | 英特尔公司 | 非易失性存储器接口 |
-
2013
- 2013-07-26 CN CN201380077745.1A patent/CN105308584B/zh active Active
- 2013-07-26 BR BR112015032519-0A patent/BR112015032519B1/pt active IP Right Grant
- 2013-07-26 EP EP13890241.6A patent/EP3025239B1/en active Active
- 2013-07-26 JP JP2016520749A patent/JP6192192B2/ja active Active
- 2013-07-26 RU RU2015155902A patent/RU2623801C1/ru not_active IP Right Cessation
- 2013-07-26 KR KR1020157034230A patent/KR101836219B1/ko active IP Right Grant
- 2013-07-26 US US14/128,669 patent/US9535829B2/en active Active
- 2013-07-26 WO PCT/IB2013/002080 patent/WO2015011516A1/en active Application Filing
-
2017
- 2017-01-02 US US15/396,732 patent/US9910771B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
JP6192192B2 (ja) | 2017-09-06 |
CN105308584B (zh) | 2019-07-16 |
US9535829B2 (en) | 2017-01-03 |
EP3025239A1 (en) | 2016-06-01 |
WO2015011516A1 (en) | 2015-01-29 |
KR101836219B1 (ko) | 2018-04-19 |
US20170212832A1 (en) | 2017-07-27 |
EP3025239A4 (en) | 2017-04-05 |
JP2016525237A (ja) | 2016-08-22 |
EP3025239B1 (en) | 2018-12-26 |
US20150032941A1 (en) | 2015-01-29 |
BR112015032519B1 (pt) | 2021-11-09 |
US9910771B2 (en) | 2018-03-06 |
KR20160003839A (ko) | 2016-01-11 |
RU2623801C1 (ru) | 2017-06-29 |
CN105308584A (zh) | 2016-02-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
BR112016028416A2 (pt) | autenticação baseada em um indicador de movimento atual seguro | |
BR112017010985A2 (pt) | aparelho e método para difusão de vetor e instrução lógica xorand | |
AR109155A1 (es) | Sistemas y métodos de modelización agronómica | |
BR112016022329A2 (pt) | Método para processamento de defeito, aparelho relacionado, e computador | |
BR112015015541A8 (pt) | sistema de método de computação e meio não transitório capaz de ser lido por computador | |
BR112017016219A2 (pt) | rastreamento de fluxo de dados através de monitoramento de memória | |
BR112015012297A2 (pt) | conexões implícitas de gráfico social | |
BR112017026437A2 (pt) | análise de dados agrícolas. | |
IN2014MU00845A (pt) | ||
GB2491004B (en) | Throttling accesses to flash based memory in a combined storage device | |
TW201612908A (en) | On-chip copying of data between NAND flash memory and ReRAM of a memory die | |
BR112017004054A2 (pt) | sistemas e métodos para fornecer funcionalidade com base em orientação de dispositivo | |
BR112015028634A2 (pt) | sistema e método para camada de tradução flash de alto desempenho e baixo custo | |
BR112017011735A2 (pt) | sistema e método para facilitar transações de dinheiro em sistema de atm sem cartão de atm usando móvel | |
TW201612909A (en) | Semiconductor memory device, memory controller and memory system | |
TW201612910A (en) | Semiconductor memory device | |
GB2555340A (en) | Protection of sensitive data | |
BR112015032519A2 (pt) | interface de memória não volátil | |
BR112018072407A2 (pt) | estrutura de dados comum em máquina de aprendizagem. | |
BR112017003426A2 (pt) | fluxo de dados construído para processamento de evento intensificado | |
BR112017010956A2 (pt) | método e aparelho para carregamento e armazenamento de índice de vetor | |
BR112017002262A2 (pt) | sistema de contato móvel seguro (smcs) | |
GB2534732A (en) | Multivariate testing of mobile applications | |
BR112015018950A2 (pt) | máscara de memória de alteração de fase | |
BR112019002915A2 (pt) | método e dispositivo de comunicação de dados |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
B06U | Preliminary requirement: requests with searches performed by other patent offices: procedure suspended [chapter 6.21 patent gazette] | ||
B350 | Update of information on the portal [chapter 15.35 patent gazette] | ||
B09A | Decision: intention to grant [chapter 9.1 patent gazette] | ||
B16A | Patent or certificate of addition of invention granted [chapter 16.1 patent gazette] |
Free format text: PRAZO DE VALIDADE: 20 (VINTE) ANOS CONTADOS A PARTIR DE 26/07/2013, OBSERVADAS AS CONDICOES LEGAIS. |