BR112015027470A2 - ajuste de desempenho imediato para dispositivos de armazenamento de estado sólido - Google Patents
ajuste de desempenho imediato para dispositivos de armazenamento de estado sólidoInfo
- Publication number
- BR112015027470A2 BR112015027470A2 BR112015027470A BR112015027470A BR112015027470A2 BR 112015027470 A2 BR112015027470 A2 BR 112015027470A2 BR 112015027470 A BR112015027470 A BR 112015027470A BR 112015027470 A BR112015027470 A BR 112015027470A BR 112015027470 A2 BR112015027470 A2 BR 112015027470A2
- Authority
- BR
- Brazil
- Prior art keywords
- solid state
- state storage
- storage devices
- controller logic
- performance tuning
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
- G06F3/0629—Configuration or reconfiguration of storage systems
- G06F3/0634—Configuration or reconfiguration of storage systems by changing the state or mode of one or more devices
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1668—Details of memory controller
- G06F13/1689—Synchronisation and timing concerns
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
- G06F3/061—Improving I/O performance
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
- G06F3/0671—In-line storage system
- G06F3/0673—Single storage device
- G06F3/0679—Non-volatile semiconductor memory device, e.g. flash memory, one time programmable memory [OTP]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/382—Information transfer, e.g. on bus using universal interface adapter
- G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2206/00—Indexing scheme related to dedicated interfaces for computers
- G06F2206/10—Indexing scheme related to storage interfaces for computers, indexing schema related to group G06F3/06
- G06F2206/1008—Graphical user interface [GUI]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
- G06F3/0614—Improving the reliability of storage systems
- G06F3/0616—Improving the reliability of storage systems in relation to life time, e.g. increasing Mean Time Between Failures [MTBF]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
- G06F3/0614—Improving the reliability of storage systems
- G06F3/0619—Improving the reliability of storage systems in relation to data integrity, e.g. data losses, bit errors
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
- G06F3/0629—Configuration or reconfiguration of storage systems
- G06F3/0632—Configuration or reconfiguration of storage systems by initialisation or re-initialisation of storage systems
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Human Computer Interaction (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Microcomputers (AREA)
- Power Sources (AREA)
Abstract
resumo patente de invenção: "ajuste de desempenho imediato para dispositivos de armazenamento de estado sólido". métodos e aparelho referem-se às técnicas de ajuste de desempenho imediato para dispositivos de armazenamento de estado sólido. em uma modalidade, uma lógica de controlador controla o acesso a um ou mais dispositivos de memória não volátil. a lógica de controlador causa uma mudança em uma frequência operacional de um ou mais dentre: a lógica de controlador, um barramento que acopla um ou mais dispositivos de memória não volátil à lógica de controlador e um ou mais de um ou mais dispositivos de memória não volátil. além disso, a lógica de controlador tem capacidade de causar a mudança na frequência operacional em resposta a um comando. ademais, possibilita-se a mudança de limites de potência para escalonar desempenho de dispositivo de armazenamento de estado sólido com base em capacidades de sistema. outras modalidades são descritas e reivindicadas.
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201361829983P | 2013-05-31 | 2013-05-31 | |
US61/829,983 | 2013-05-31 | ||
US13/929,708 | 2013-06-27 | ||
US13/929,708 US20140359196A1 (en) | 2013-05-31 | 2013-06-27 | On-the-fly performance adjustment for solid state storage devices |
PCT/US2014/039594 WO2014193844A1 (en) | 2013-05-31 | 2014-05-27 | On-the-fly performance adjustment for solid state storage devices |
Publications (2)
Publication Number | Publication Date |
---|---|
BR112015027470A2 true BR112015027470A2 (pt) | 2017-07-25 |
BR112015027470B1 BR112015027470B1 (pt) | 2022-07-26 |
Family
ID=51986487
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
BR112015027470-6A BR112015027470B1 (pt) | 2013-05-31 | 2014-05-27 | Aparelho, método e sistema para ajuste de desempenho imediato para dispositivos de armazenamento de estado sólido |
Country Status (8)
Country | Link |
---|---|
US (1) | US20140359196A1 (pt) |
EP (1) | EP3005079B1 (pt) |
JP (1) | JP6160848B2 (pt) |
KR (1) | KR101764044B1 (pt) |
CN (1) | CN105164635B (pt) |
BR (1) | BR112015027470B1 (pt) |
RU (1) | RU2624563C2 (pt) |
WO (1) | WO2014193844A1 (pt) |
Families Citing this family (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR102267041B1 (ko) | 2015-06-05 | 2021-06-22 | 삼성전자주식회사 | 스토리지 장치 및 그것의 동작 방법 |
US10073659B2 (en) | 2015-06-26 | 2018-09-11 | Intel Corporation | Power management circuit with per activity weighting and multiple throttle down thresholds |
US10198061B2 (en) * | 2015-09-01 | 2019-02-05 | Toshiba Memory Corporation | Storage and storage system |
US9804795B2 (en) | 2015-09-09 | 2017-10-31 | Toshiba Memory Corporation | Memory system and controller |
US10599349B2 (en) * | 2015-09-11 | 2020-03-24 | Samsung Electronics Co., Ltd. | Method and apparatus of dynamic parallelism for controlling power consumption of SSDs |
US10459644B2 (en) * | 2016-10-28 | 2019-10-29 | Western Digital Techologies, Inc. | Non-volatile storage system with integrated compute engine and optimized use of local fast memory |
US10585608B2 (en) * | 2017-03-22 | 2020-03-10 | Oracle International Corporation | System and method for securely isolating a system feature |
US10585598B2 (en) | 2017-09-29 | 2020-03-10 | Hewlett Packard Enterprise Development Lp | Modifying accessibility based on memory access patterns |
US10402121B2 (en) * | 2017-12-21 | 2019-09-03 | Apple Inc. | Systems and methods for reducing performance state change latency |
JP2020046752A (ja) * | 2018-09-14 | 2020-03-26 | キオクシア株式会社 | 記憶装置及び情報処理システム |
US11079945B2 (en) * | 2018-09-20 | 2021-08-03 | Ati Technologies Ulc | Dynamic configuration of memory timing parameters |
KR102678655B1 (ko) | 2019-07-05 | 2024-06-27 | 에스케이하이닉스 주식회사 | 메모리 인터페이스, 이를 포함하는 데이터 저장 장치 및 그 동작 방법 |
CN111580639A (zh) * | 2020-05-06 | 2020-08-25 | 深圳忆联信息***有限公司 | Ssd自适应负载时钟的调节方法、装置和计算机设备 |
CN111833797A (zh) * | 2020-07-28 | 2020-10-27 | 重庆惠科金渝光电科技有限公司 | 时序控制板、驱动装置和显示装置 |
KR20230026877A (ko) * | 2021-08-18 | 2023-02-27 | 에스케이하이닉스 주식회사 | 컴퓨팅 시스템 및 그 동작 방법 |
US20230106101A1 (en) * | 2021-10-02 | 2023-04-06 | Innogrit Technologies Co., Ltd. | Adaptive thermal calibration for throttling prevention |
CN116301662B (zh) * | 2023-05-12 | 2023-08-01 | 合肥联宝信息技术有限公司 | 一种固态硬盘功耗管理方法及固态硬盘 |
Family Cites Families (30)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2870328B2 (ja) * | 1992-11-12 | 1999-03-17 | 日本電気株式会社 | 不揮発性半導体記憶装置 |
US6185692B1 (en) * | 1998-05-12 | 2001-02-06 | International Business Machine Corporation | Data processing system and method for dynamically setting bus clock frequency in response to a number of loads |
TW522297B (en) * | 2000-03-17 | 2003-03-01 | Micro Star Int Co Ltd | Automatic over-clock method for CPU |
JP4841069B2 (ja) * | 2001-07-24 | 2011-12-21 | パナソニック株式会社 | 記憶装置 |
JP2005031729A (ja) * | 2003-07-07 | 2005-02-03 | Fujitsu Ltd | ディスク制御装置、ディスク装置、ディスク制御方法、ディスク制御プログラム |
US7206960B2 (en) * | 2003-08-22 | 2007-04-17 | Hewlett-Packard Development Company, L.P. | Bus clock frequency management based on device load |
US7467318B2 (en) * | 2003-09-29 | 2008-12-16 | Ati Technologies Ulc | Adaptive temperature dependent feedback clock control system and method |
US7382366B1 (en) * | 2003-10-21 | 2008-06-03 | Nvidia Corporation | Method, apparatus, system, and graphical user interface for selecting overclocking parameters of a graphics system |
DE20321085U1 (de) * | 2003-10-23 | 2005-12-29 | Commissariat à l'Energie Atomique | Phasenwechselspeicher, Phasenwechselspeicheranordnung, Phasenwechselspeicherzelle, 2D-Phasenwechselspeicherzellen-Array, 3D-Phasenwechselspeicherzellen-Array und Elektronikbaustein |
US7287199B2 (en) * | 2004-03-31 | 2007-10-23 | Giga-Byte Technology Co., Ltd. | Device capable of detecting BIOS status for clock setting and method thereof |
US7779239B2 (en) * | 2004-07-28 | 2010-08-17 | Intel Corporation | User opt-in processor feature control capability |
US20060056233A1 (en) * | 2004-09-10 | 2006-03-16 | Parkinson Ward D | Using a phase change memory as a replacement for a buffered flash memory |
US7584006B2 (en) * | 2004-12-20 | 2009-09-01 | Corsair Memory | Managing memory modules |
US8593470B2 (en) * | 2005-02-24 | 2013-11-26 | Ati Technologies Ulc | Dynamic memory clock switching circuit and method for adjusting power consumption |
US7426592B2 (en) * | 2006-03-30 | 2008-09-16 | Inventec Corporation | Management function setting method for intelligent platform management interface |
US7861113B2 (en) * | 2007-03-16 | 2010-12-28 | Dot Hill Systems Corporation | Method and apparatus for operating storage controller system in elevated temperature environment |
US8086819B2 (en) * | 2007-10-05 | 2011-12-27 | Diskeeper Corporation | Solid state drive optimizer |
US20090235108A1 (en) * | 2008-03-11 | 2009-09-17 | Gold Spencer M | Automatic processor overclocking |
TW200951812A (en) * | 2008-06-03 | 2009-12-16 | Dfi Inc | Method and apparatus for changing BIOS parameters via a hot key |
US20090307416A1 (en) * | 2008-06-04 | 2009-12-10 | Intitio Corporation | Ssd with a controller accelerator |
CN101676879A (zh) * | 2008-09-17 | 2010-03-24 | 鸿富锦精密工业(深圳)有限公司 | 超频能力测试***及方法 |
US20100274933A1 (en) * | 2009-04-24 | 2010-10-28 | Mediatek Inc. | Method and apparatus for reducing memory size and bandwidth |
EP2302519B1 (en) * | 2009-09-09 | 2013-01-16 | ST-Ericsson SA | Dynamic frequency memory control |
US8214580B2 (en) * | 2009-10-23 | 2012-07-03 | International Business Machines Corporation | Solid state drive with adjustable drive life and capacity |
CN102063263B (zh) * | 2009-11-18 | 2013-06-26 | 成都市华为赛门铁克科技有限公司 | 固态硬盘响应主机读写操作请求的方法、设备及*** |
US20120074466A1 (en) * | 2010-09-28 | 2012-03-29 | Seagate Technology Llc | 3d memory array with vertical transistor |
JP5537474B2 (ja) * | 2011-03-24 | 2014-07-02 | 公益財団法人鉄道総合技術研究所 | プログラム及びセンサノードプログラム作成装置 |
CN102736666B (zh) * | 2011-04-12 | 2016-03-30 | 群联电子股份有限公司 | 参考频率设定方法、存储器控制器及闪存储存装置 |
TWI468946B (zh) * | 2011-04-27 | 2015-01-11 | Silicon Motion Inc | 用來進行主裝置指揮運作之方法以及記憶裝置及控制器 |
EP2715510B1 (en) * | 2011-05-24 | 2018-05-02 | Marvell World Trade Ltd. | Method for storage devices to achieve low write amplification with low over provision |
-
2013
- 2013-06-27 US US13/929,708 patent/US20140359196A1/en not_active Abandoned
-
2014
- 2014-05-27 RU RU2015146912A patent/RU2624563C2/ru not_active IP Right Cessation
- 2014-05-27 CN CN201480024473.3A patent/CN105164635B/zh active Active
- 2014-05-27 BR BR112015027470-6A patent/BR112015027470B1/pt active IP Right Grant
- 2014-05-27 JP JP2016512117A patent/JP6160848B2/ja active Active
- 2014-05-27 KR KR1020157028207A patent/KR101764044B1/ko active IP Right Grant
- 2014-05-27 EP EP14803579.3A patent/EP3005079B1/en active Active
- 2014-05-27 WO PCT/US2014/039594 patent/WO2014193844A1/en active Application Filing
Also Published As
Publication number | Publication date |
---|---|
JP2016517988A (ja) | 2016-06-20 |
KR20150128907A (ko) | 2015-11-18 |
BR112015027470B1 (pt) | 2022-07-26 |
EP3005079A1 (en) | 2016-04-13 |
RU2624563C2 (ru) | 2017-07-04 |
CN105164635B (zh) | 2019-06-14 |
US20140359196A1 (en) | 2014-12-04 |
EP3005079A4 (en) | 2016-11-30 |
JP6160848B2 (ja) | 2017-07-12 |
WO2014193844A1 (en) | 2014-12-04 |
EP3005079B1 (en) | 2021-11-17 |
KR101764044B1 (ko) | 2017-08-14 |
CN105164635A (zh) | 2015-12-16 |
RU2015146912A (ru) | 2017-05-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
BR112015027470A2 (pt) | ajuste de desempenho imediato para dispositivos de armazenamento de estado sólido | |
BR112015029848A2 (pt) | dispositivo de memória híbrido | |
BR112015029238A2 (pt) | componentes passivos integrados em um encapsulamento de circuito integrado empilhado | |
BR112016004509A2 (pt) | reatribuição de tarefas a balões em uma rede de balão com base em modos de falha esperados de balões | |
BR112015019459A2 (pt) | sistema de memória | |
BR112018069339A2 (pt) | sistema eletroquímico, e, método para fabricar um sistema eletroquímico. | |
BR112015030158A2 (pt) | preempção de armazenamento temporário de comando intermediário para cargas de trabalho gráficas | |
BR112017011034A2 (pt) | fornecimento de categorias de aplicativo em um equipamento de usuário durante congestionamento de rede | |
BR112017000790A2 (pt) | métodos e dispositivos para controle do tamanho de bolhas enfisematosas | |
BR112016012902A2 (pt) | Aparelho, método e sistema para um mecanismo de configuração rápida | |
BR112016015469A2 (pt) | Sistema e método para selecionar automaticamente taxa de transmissão em uma rede can | |
BR112015016640A2 (pt) | dispositivo semicondutor que tem recursos para evitar engenharia reversa | |
BR112015025076A2 (pt) | dispositivo de computação, método implementado por computador, e, dispositivo de iluminação | |
BR112015020117A2 (pt) | método e sistema para controle pneumático para elemento fonte vibratória | |
BR112015025614A2 (pt) | armazenamento de bloco utilizando um dispositivo de memória híbrido | |
BR112017003350A2 (pt) | controle de envelhecimento de um sistema em chip | |
BR112018072407A2 (pt) | estrutura de dados comum em máquina de aprendizagem. | |
BR112017010328A2 (pt) | transferência de dados sem uso de fios com eficiência de energia | |
BR112016004397A8 (pt) | método e sistema para controle de acesso orientado pelo mundo | |
BR112015030435A2 (pt) | temporizadores por processador virtuais para sistemas de processador múltiplo | |
TWI560713B (en) | Circuits for voltage or current biasing static random access memory (sram) bitcells during sram reset operations, and related systems and methods | |
BR112015024948A2 (pt) | compartilhamento de firmware entre agentes em um nó de computação | |
BR112015018487A2 (pt) | veículo e sistema de alimentação de potência sem contato | |
BR112017017297A2 (pt) | dispositivo de prateleira de refrigeração | |
BR112017016108A2 (pt) | sistema e método para facilitar a comunicação |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
B06F | Objections, documents and/or translations needed after an examination request according [chapter 6.6 patent gazette] | ||
B06U | Preliminary requirement: requests with searches performed by other patent offices: procedure suspended [chapter 6.21 patent gazette] | ||
B350 | Update of information on the portal [chapter 15.35 patent gazette] | ||
B07A | Application suspended after technical examination (opinion) [chapter 7.1 patent gazette] | ||
B09A | Decision: intention to grant [chapter 9.1 patent gazette] | ||
B16A | Patent or certificate of addition of invention granted [chapter 16.1 patent gazette] |
Free format text: PRAZO DE VALIDADE: 20 (VINTE) ANOS CONTADOS A PARTIR DE 27/05/2014, OBSERVADAS AS CONDICOES LEGAIS |