ATE468564T1 - Verbindungen in simd-prozessorarchitekturen - Google Patents
Verbindungen in simd-prozessorarchitekturenInfo
- Publication number
- ATE468564T1 ATE468564T1 AT05782948T AT05782948T ATE468564T1 AT E468564 T1 ATE468564 T1 AT E468564T1 AT 05782948 T AT05782948 T AT 05782948T AT 05782948 T AT05782948 T AT 05782948T AT E468564 T1 ATE468564 T1 AT E468564T1
- Authority
- AT
- Austria
- Prior art keywords
- processing element
- assigned
- memory
- access
- connections
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
- G06F15/8007—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
- G06F15/8015—One dimensional arrays, e.g. rings, linear arrays, buses
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computing Systems (AREA)
- Software Systems (AREA)
- Image Processing (AREA)
- Advance Control (AREA)
- Multi Processors (AREA)
- Microcomputers (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GBGB0420004.4A GB0420004D0 (en) | 2004-09-09 | 2004-09-09 | Interconnections in SIMD processor architectures |
PCT/IB2005/052929 WO2006027751A1 (en) | 2004-09-09 | 2005-09-08 | Interconnections in simd processor architectures |
Publications (1)
Publication Number | Publication Date |
---|---|
ATE468564T1 true ATE468564T1 (de) | 2010-06-15 |
Family
ID=33186717
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AT05782948T ATE468564T1 (de) | 2004-09-09 | 2005-09-08 | Verbindungen in simd-prozessorarchitekturen |
Country Status (9)
Country | Link |
---|---|
US (1) | US7596679B2 (de) |
EP (1) | EP1792258B1 (de) |
JP (1) | JP2008512762A (de) |
KR (1) | KR20070061538A (de) |
CN (1) | CN101014948A (de) |
AT (1) | ATE468564T1 (de) |
DE (1) | DE602005021374D1 (de) |
GB (1) | GB0420004D0 (de) |
WO (1) | WO2006027751A1 (de) |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101454799B (zh) * | 2006-05-24 | 2012-07-04 | Nxp股份有限公司 | 用于对图像数据实施基于块和行的处理的集成电路装置 |
KR20090018093A (ko) * | 2006-06-08 | 2009-02-19 | 코닌클리케 필립스 일렉트로닉스 엔.브이. | Simd 프로세서 상의 패턴 검출 |
US7441099B2 (en) * | 2006-10-03 | 2008-10-21 | Hong Kong Applied Science and Technology Research Institute Company Limited | Configurable SIMD processor instruction specifying index to LUT storing information for different operation and memory location for each processing unit |
FR2918190B1 (fr) * | 2007-06-26 | 2009-09-18 | Thales Sa | Dispositif d'adressage pour processeur parallele. |
EP2327026A1 (de) | 2008-08-06 | 2011-06-01 | Nxp B.V. | Simd-parallelprozessorarchitektur |
WO2011064898A1 (en) | 2009-11-26 | 2011-06-03 | Nec Corporation | Apparatus to enable time and area efficient access to square matrices and its transposes distributed stored in internal memory of processing elements working in simd mode and method therefore |
US10061590B2 (en) * | 2015-01-07 | 2018-08-28 | Micron Technology, Inc. | Generating and executing a control flow |
CN114168525B (zh) * | 2017-03-14 | 2023-12-19 | 珠海市芯动力科技有限公司 | 可重构并行处理 |
KR102586173B1 (ko) * | 2017-10-31 | 2023-10-10 | 삼성전자주식회사 | 프로세서 및 그 제어 방법 |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4827403A (en) * | 1986-11-24 | 1989-05-02 | Thinking Machines Corporation | Virtual processor techniques in a SIMD multiprocessor array |
JPH05120321A (ja) * | 1991-10-30 | 1993-05-18 | Sony Corp | 行列計算の演算方法 |
JPH0713956A (ja) * | 1993-06-28 | 1995-01-17 | Toshiba Corp | Simd型並列計算機データ転送装置 |
US5638533A (en) * | 1995-10-12 | 1997-06-10 | Lsi Logic Corporation | Method and apparatus for providing data to a parallel processing array |
US5960211A (en) * | 1995-12-15 | 1999-09-28 | Hughes Aircraft | Data formatting method and apparatus for a data processing array |
US6018814A (en) * | 1997-03-26 | 2000-01-25 | Simd Solutions, Inc. | Star-I: scalable tester architecture with I-cached SIMD technology |
JPH11353289A (ja) * | 1998-06-10 | 1999-12-24 | Mitsubishi Electric Corp | 並列処理プロセッサ及び並列処理方法 |
US7185174B2 (en) * | 2001-03-02 | 2007-02-27 | Mtekvision Co., Ltd. | Switch complex selectively coupling input and output of a node in two-dimensional array to four ports and using four switches coupling among ports |
KR100401946B1 (ko) * | 2001-08-10 | 2003-10-17 | 박종원 | 주소계산과 자료이동방법 및 이를 이용한 충돌회피 기억 장치 |
-
2004
- 2004-09-09 GB GBGB0420004.4A patent/GB0420004D0/en not_active Ceased
-
2005
- 2005-09-08 US US11/575,068 patent/US7596679B2/en not_active Expired - Fee Related
- 2005-09-08 CN CNA2005800300611A patent/CN101014948A/zh active Pending
- 2005-09-08 AT AT05782948T patent/ATE468564T1/de not_active IP Right Cessation
- 2005-09-08 WO PCT/IB2005/052929 patent/WO2006027751A1/en active Application Filing
- 2005-09-08 EP EP05782948A patent/EP1792258B1/de not_active Not-in-force
- 2005-09-08 KR KR1020077005487A patent/KR20070061538A/ko not_active Application Discontinuation
- 2005-09-08 JP JP2007530828A patent/JP2008512762A/ja active Pending
- 2005-09-08 DE DE602005021374T patent/DE602005021374D1/de active Active
Also Published As
Publication number | Publication date |
---|---|
EP1792258A1 (de) | 2007-06-06 |
JP2008512762A (ja) | 2008-04-24 |
US7596679B2 (en) | 2009-09-29 |
WO2006027751A1 (en) | 2006-03-16 |
US20080320273A1 (en) | 2008-12-25 |
KR20070061538A (ko) | 2007-06-13 |
DE602005021374D1 (de) | 2010-07-01 |
EP1792258B1 (de) | 2010-05-19 |
GB0420004D0 (en) | 2004-10-13 |
CN101014948A (zh) | 2007-08-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ATE468564T1 (de) | Verbindungen in simd-prozessorarchitekturen | |
JP6799520B2 (ja) | Dram基盤プロセシングユニット | |
Chen et al. | Eyeriss: An energy-efficient reconfigurable accelerator for deep convolutional neural networks | |
JP6920169B2 (ja) | Dram基盤の確率論的コンピューティングシステム | |
WO2006132720A3 (en) | Method and system for parallel processing of hough transform computations | |
DE60316151D1 (de) | Zugriff zum breiten speicher | |
KR100935308B1 (ko) | 실행 엔진을 포함하는 프로세싱 시스템에서 피연산자에 대해 인스트럭션을 실행하는 방법, 장치 및 시스템 | |
JP6785738B2 (ja) | Dram基盤のプロセシングユニット | |
WO2006015868A3 (en) | Global memory system for a data processor comprising a plurality of processing elements | |
WO2006082091A3 (en) | Low latency massive parallel data processing device | |
CN102541774B (zh) | 多粒度并行存储***与存储器 | |
EP0939444A3 (de) | Zugriffsstruktur für hochintegrierten Festwertspeicher | |
MY138193A (en) | A data processing apparatus and method for moving data between registers and memory | |
WO2006130208A3 (en) | Translation information retrieval | |
AU2002240742A1 (en) | Apparatus for variable word length computing in an array processor | |
TW200612430A (en) | Semiconductor memory device and package thereof, and memory card using the same | |
TW200802805A (en) | Nonvolatile memory cell and memory system | |
GB0327571D0 (en) | A memory dump of a computer system | |
JP2021532498A (ja) | 畳み込みニューラルネットワークに基づくビデオメモリ処理方法、装置及び記録媒体 | |
ATE533111T1 (de) | Rekonfigurierbare elemente | |
CN101930356B (zh) | 用于浮点协处理器的寄存器文件分组编址、读写控制方法 | |
GB0405283D0 (en) | Multi-port memory for flexible and space efficient corner turning networks in associative processors | |
GB0126137D0 (en) | Data access in a processor | |
CN105843589B (zh) | 一种应用于vliw类型处理器的存储器装置 | |
Lee et al. | Excavating the hidden parallelism inside DRAM architectures with buffered compares |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |