ATE445232T1 - Elektronische vorrichtung mit integrierter schaltung - Google Patents
Elektronische vorrichtung mit integrierter schaltungInfo
- Publication number
- ATE445232T1 ATE445232T1 AT05766928T AT05766928T ATE445232T1 AT E445232 T1 ATE445232 T1 AT E445232T1 AT 05766928 T AT05766928 T AT 05766928T AT 05766928 T AT05766928 T AT 05766928T AT E445232 T1 ATE445232 T1 AT E445232T1
- Authority
- AT
- Austria
- Prior art keywords
- electronic device
- integrated circuit
- signal ground
- die pad
- protrusion
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49575—Assemblies of semiconductor devices on lead frames
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49503—Lead-frames or other flat leads characterised by the die pad
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/552—Protection against radiation, e.g. light or electromagnetic waves
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/0557—Disposition the external layer being disposed on a via connection of the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05571—Disposition the external layer being disposed in a recess of the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05573—Single external layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16265—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being a discrete passive component
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73253—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9222—Sequential connecting processes
- H01L2224/92222—Sequential connecting processes the first connecting process involving a bump connector
- H01L2224/92225—Sequential connecting processes the first connecting process involving a bump connector the second connecting process involving a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/64—Impedance arrangements
- H01L23/642—Capacitive arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/146—Mixed devices
- H01L2924/1461—MEMS
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
- H01L2924/15192—Resurf arrangement of the internal vias
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
- H01L2924/15321—Connection portion the connection portion being formed on the die mounting surface of the substrate being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3011—Impedance
Landscapes
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Electromagnetism (AREA)
- Toxicology (AREA)
- Health & Medical Sciences (AREA)
- Semiconductor Integrated Circuits (AREA)
- Lead Frames For Integrated Circuits (AREA)
- Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
- Credit Cards Or The Like (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP04300442 | 2004-07-13 | ||
PCT/IB2005/052241 WO2006008679A2 (en) | 2004-07-13 | 2005-07-06 | Electronic device comprising an integrated circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
ATE445232T1 true ATE445232T1 (de) | 2009-10-15 |
Family
ID=35124714
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AT05766928T ATE445232T1 (de) | 2004-07-13 | 2005-07-06 | Elektronische vorrichtung mit integrierter schaltung |
Country Status (7)
Country | Link |
---|---|
US (1) | US7545026B2 (de) |
EP (1) | EP1769533B1 (de) |
JP (1) | JP2008507123A (de) |
CN (1) | CN1985371B (de) |
AT (1) | ATE445232T1 (de) |
DE (1) | DE602005017041D1 (de) |
WO (1) | WO2006008679A2 (de) |
Families Citing this family (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070178766A1 (en) * | 2006-01-31 | 2007-08-02 | Intel Corporation | Passive impedance equalization of high speed serial links |
US20090014868A1 (en) * | 2007-07-10 | 2009-01-15 | International Business Machines Corporation | Manufacturing ic chip in portions for later combining, and related structure |
US20090194829A1 (en) * | 2008-01-31 | 2009-08-06 | Shine Chung | MEMS Packaging Including Integrated Circuit Dies |
US8138024B2 (en) * | 2008-02-26 | 2012-03-20 | Stats Chippac Ltd. | Package system for shielding semiconductor dies from electromagnetic interference |
US8115285B2 (en) | 2008-03-14 | 2012-02-14 | Advanced Semiconductor Engineering, Inc. | Advanced quad flat no lead chip package having a protective layer to enhance surface mounting and manufacturing methods thereof |
US20100044850A1 (en) | 2008-08-21 | 2010-02-25 | Advanced Semiconductor Engineering, Inc. | Advanced quad flat non-leaded package structure and manufacturing method thereof |
US8124447B2 (en) | 2009-04-10 | 2012-02-28 | Advanced Semiconductor Engineering, Inc. | Manufacturing method of advanced quad flat non-leaded package |
US8563360B2 (en) * | 2009-06-08 | 2013-10-22 | Alpha And Omega Semiconductor, Inc. | Power semiconductor device package and fabrication method |
US7994615B2 (en) * | 2009-08-28 | 2011-08-09 | International Rectifier Corporation | Direct contact leadless package for high current devices |
US20110163430A1 (en) * | 2010-01-06 | 2011-07-07 | Advanced Semiconductor Engineering, Inc. | Leadframe Structure, Advanced Quad Flat No Lead Package Structure Using the Same, and Manufacturing Methods Thereof |
US8368216B2 (en) * | 2010-08-31 | 2013-02-05 | Advanced Semiconductor Engineering, Inc. | Semiconductor package |
US10840005B2 (en) | 2013-01-25 | 2020-11-17 | Vishay Dale Electronics, Llc | Low profile high current composite transformer |
US9450547B2 (en) * | 2013-12-12 | 2016-09-20 | Freescale Semiconductor, Inc. | Semiconductor package having an isolation wall to reduce electromagnetic coupling |
US9673164B2 (en) | 2014-04-25 | 2017-06-06 | Nxp Usa, Inc. | Semiconductor package and system with an isolation structure to reduce electromagnetic coupling |
US9986646B2 (en) | 2014-11-21 | 2018-05-29 | Nxp Usa, Inc. | Packaged electronic devices with top terminations, and methods of manufacture thereof |
KR101905240B1 (ko) | 2015-01-29 | 2018-10-05 | 앰코테크놀로지코리아(주) | 반도체 패키지 및 이의 제조 방법 |
US10998124B2 (en) | 2016-05-06 | 2021-05-04 | Vishay Dale Electronics, Llc | Nested flat wound coils forming windings for transformers and inductors |
JP7160438B2 (ja) | 2016-08-31 | 2022-10-25 | ヴィシェイ デール エレクトロニクス エルエルシー | 低い直流抵抗を有す高電流コイルを備えた誘導子 |
EP3432354B1 (de) * | 2017-07-19 | 2022-01-19 | Ampleon Netherlands B.V. | Elektrisches bauelement, vorrichtung und verpackung |
US10763194B2 (en) * | 2017-09-22 | 2020-09-01 | Stmicroelectronics, Inc. | Package with lead frame with improved lead design for discrete electrical components and manufacturing the same |
US20190287881A1 (en) | 2018-03-19 | 2019-09-19 | Stmicroelectronics S.R.L. | Semiconductor package with die stacked on surface mounted devices |
US10593612B2 (en) | 2018-03-19 | 2020-03-17 | Stmicroelectronics S.R.L. | SMDs integration on QFN by 3D stacked solution |
US10573583B2 (en) * | 2018-06-20 | 2020-02-25 | Texas Instruments Incorporated | Semiconductor device package with grooved substrate |
USD1034462S1 (en) | 2021-03-01 | 2024-07-09 | Vishay Dale Electronics, Llc | Inductor package |
US11948724B2 (en) | 2021-06-18 | 2024-04-02 | Vishay Dale Electronics, Llc | Method for making a multi-thickness electro-magnetic device |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59104152A (ja) * | 1982-12-06 | 1984-06-15 | Seiko Epson Corp | フイルムキヤリア回路基板の半導体集積回路の実装方法 |
US4685998A (en) * | 1984-03-22 | 1987-08-11 | Thomson Components - Mostek Corp. | Process of forming integrated circuits with contact pads in a standard array |
US6140708A (en) * | 1996-05-17 | 2000-10-31 | National Semiconductor Corporation | Chip scale package and method for manufacture thereof |
JP2000173367A (ja) | 1998-12-09 | 2000-06-23 | Harness Syst Tech Res Ltd | 電線の圧接における線癖矯正装置 |
JP4497683B2 (ja) * | 2000-09-11 | 2010-07-07 | ローム株式会社 | 集積回路装置 |
JP3854054B2 (ja) * | 2000-10-10 | 2006-12-06 | 株式会社東芝 | 半導体装置 |
US6737750B1 (en) * | 2001-12-07 | 2004-05-18 | Amkor Technology, Inc. | Structures for improving heat dissipation in stacked semiconductor packages |
JP2003318311A (ja) * | 2002-04-22 | 2003-11-07 | Nec Compound Semiconductor Devices Ltd | 半導体装置及びその製造方法 |
-
2005
- 2005-07-06 DE DE602005017041T patent/DE602005017041D1/de active Active
- 2005-07-06 JP JP2007520939A patent/JP2008507123A/ja not_active Withdrawn
- 2005-07-06 AT AT05766928T patent/ATE445232T1/de not_active IP Right Cessation
- 2005-07-06 US US11/632,518 patent/US7545026B2/en active Active
- 2005-07-06 CN CN2005800235260A patent/CN1985371B/zh active Active
- 2005-07-06 WO PCT/IB2005/052241 patent/WO2006008679A2/en active Application Filing
- 2005-07-06 EP EP05766928A patent/EP1769533B1/de active Active
Also Published As
Publication number | Publication date |
---|---|
WO2006008679A2 (en) | 2006-01-26 |
US20080191361A1 (en) | 2008-08-14 |
WO2006008679A3 (en) | 2006-08-24 |
JP2008507123A (ja) | 2008-03-06 |
CN1985371B (zh) | 2011-12-28 |
EP1769533A2 (de) | 2007-04-04 |
CN1985371A (zh) | 2007-06-20 |
DE602005017041D1 (de) | 2009-11-19 |
US7545026B2 (en) | 2009-06-09 |
EP1769533B1 (de) | 2009-10-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ATE445232T1 (de) | Elektronische vorrichtung mit integrierter schaltung | |
ATE520141T1 (de) | Elektronische vorrichtung und impedanzanpassungsverfahren dafür | |
NO20082317L (no) | Todelt, integrert kretskortsystem | |
TW200629521A (en) | Semiconductor device | |
TW200802790A (en) | Electronic substrate, semiconductor device, and electronic device | |
TW200631064A (en) | Semiconductor device | |
TW200635453A (en) | Hybrid circuit board and display device having the same | |
TW200725215A (en) | Adapter elastically secured and assembling method of the same | |
TW200745874A (en) | Computer and main circuit board thereof | |
TW200708239A (en) | Electronic system | |
ATE554605T1 (de) | Tragbare elektronische vorrichtung mit einer audiobuchse | |
TW200721418A (en) | Semiconductor device, manufacturing method for semiconductor device, electronic component, circuit board, and electronlc device | |
TW200723462A (en) | Package module with alignment structure and electronic device with the same | |
DE602006004580D1 (de) | Metalleinschluss mit rfid-einrichtung | |
TW200723972A (en) | Circuit board module and forming method thereof | |
TW200627129A (en) | Adapter card | |
TW200746389A (en) | Embedded capacitor device having a common coupling area | |
ATE510319T1 (de) | Schaltkreismodul | |
TW200713876A (en) | Electronic apparatus with wireless communication function | |
TW200605371A (en) | Integrated circuit package with improved power signal connection | |
MY156468A (en) | Semiconductor package structure and method of manufacture | |
DE602004012227D1 (de) | Tragbares Kommunikationsgerät mit verbessertem Antennenwirkungsgrad | |
TW200706092A (en) | Interface card with a control chip | |
ATE410743T1 (de) | Einbruchhemmende vorrichtung | |
TW200605429A (en) | Antenna device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |