ATE332211T1 - Verbindungssystem zum befestigen von halbleiterplatten sowie verfahren zur herstellung von halbleiterplatten - Google Patents

Verbindungssystem zum befestigen von halbleiterplatten sowie verfahren zur herstellung von halbleiterplatten

Info

Publication number
ATE332211T1
ATE332211T1 AT02782813T AT02782813T ATE332211T1 AT E332211 T1 ATE332211 T1 AT E332211T1 AT 02782813 T AT02782813 T AT 02782813T AT 02782813 T AT02782813 T AT 02782813T AT E332211 T1 ATE332211 T1 AT E332211T1
Authority
AT
Austria
Prior art keywords
semiconductor wafer
semiconduct
boards
holding block
fastening
Prior art date
Application number
AT02782813T
Other languages
English (en)
Inventor
Stanley F Wanat
Robert Plass
Original Assignee
Az Electronic Materials Usa
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Az Electronic Materials Usa filed Critical Az Electronic Materials Usa
Application granted granted Critical
Publication of ATE332211T1 publication Critical patent/ATE332211T1/de

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/304Mechanical treatment, e.g. grinding, polishing, cutting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B24GRINDING; POLISHING
    • B24BMACHINES, DEVICES, OR PROCESSES FOR GRINDING OR POLISHING; DRESSING OR CONDITIONING OF ABRADING SURFACES; FEEDING OF GRINDING, POLISHING, OR LAPPING AGENTS
    • B24B37/00Lapping machines or devices; Accessories
    • B24B37/27Work carriers
    • B24B37/30Work carriers for single side lapping of plane surfaces
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/30625With simultaneous mechanical treatment, e.g. mechanico-chemical polishing
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T428/00Stock material or miscellaneous articles
    • Y10T428/14Layer or component removable to expose adhesive

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Mechanical Engineering (AREA)
  • Adhesives Or Adhesive Processes (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)
  • Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
  • Bipolar Transistors (AREA)
  • Finish Polishing, Edge Sharpening, And Grinding By Specific Grinding Devices (AREA)
AT02782813T 2001-10-11 2002-10-02 Verbindungssystem zum befestigen von halbleiterplatten sowie verfahren zur herstellung von halbleiterplatten ATE332211T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/975,437 US20030092246A1 (en) 2001-10-11 2001-10-11 Assembly system for stationing semiconductor wafer suitable for processing and process for manufacturing semiconductor wafer

Publications (1)

Publication Number Publication Date
ATE332211T1 true ATE332211T1 (de) 2006-07-15

Family

ID=25523031

Family Applications (1)

Application Number Title Priority Date Filing Date
AT02782813T ATE332211T1 (de) 2001-10-11 2002-10-02 Verbindungssystem zum befestigen von halbleiterplatten sowie verfahren zur herstellung von halbleiterplatten

Country Status (10)

Country Link
US (2) US20030092246A1 (de)
EP (1) EP1448340B1 (de)
JP (1) JP2005505943A (de)
KR (1) KR20040041666A (de)
CN (1) CN100420546C (de)
AT (1) ATE332211T1 (de)
DE (1) DE60212992T2 (de)
MY (1) MY132030A (de)
TW (1) TW593613B (de)
WO (1) WO2003033208A1 (de)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6643507B1 (en) 1998-12-31 2003-11-04 At&T Corp. Wireless centrex automatic callback
US20050282961A1 (en) * 2004-06-18 2005-12-22 Hsienkun Tsai Pressure-sensitive label laminates with improved convertability and broad temperature adhesion performance
EP1966410B1 (de) * 2005-09-26 2018-12-26 Planar Solutions LLC Ultrareines kolloidales siliciumdioxid zur verwendung beim chemisch-mechanischen polieren
JP5020496B2 (ja) 2005-10-28 2012-09-05 東京応化工業株式会社 接着剤組成物および接着フィルム
NL1036215A1 (nl) * 2007-12-11 2009-06-15 Asml Netherlands Bv Lithographic method and carrier substrate.
CN101885613B (zh) * 2010-07-29 2012-07-04 西安理工大学 电子陶瓷成型用粘合剂及其制备方法
FR3005895B1 (fr) * 2013-05-27 2015-06-26 Commissariat Energie Atomique Procede d'assemblage de deux substrats de nature differente via une couche intermediaire ductile
US10556317B2 (en) 2016-03-03 2020-02-11 P.R. Hoffman Machine Products Inc. Polishing machine wafer holder
CN106041739B (zh) * 2016-05-27 2018-02-23 华侨大学 一种超硬磨料磨具的微生物修整方法

Family Cites Families (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4251400A (en) * 1971-11-03 1981-02-17 Borden, Inc. Hot and cold water redispersible polyvinyl acetate adhesives
US3905928A (en) * 1974-02-15 1975-09-16 Burlington Industries Inc Hot melt size and yarn sized therewith
US4073756A (en) * 1976-04-26 1978-02-14 Konishi Co., Ltd. Solid adhesive compositions
JPS608426Y2 (ja) * 1976-12-08 1985-03-25 シャープ株式会社 半導体ウエハ−の保持基板
US5714029A (en) * 1984-03-12 1998-02-03 Nitto Electric Industrial Co., Ltd. Process for working a semiconductor wafer
US4853286A (en) * 1984-05-29 1989-08-01 Mitsui Toatsu Chemicals, Incorporated Wafer processing film
JP2807322B2 (ja) * 1989-10-09 1998-10-08 三井化学株式会社 帯電防止性に優れた樹脂組成物
JPH0641504A (ja) * 1991-07-12 1994-02-15 Saiden Kagaku Kk アルカリ可溶型粘着剤組成物
KR930006846A (ko) * 1991-09-02 1993-04-22 사와무라 하루오 반도체 웨이퍼의 이면 연삭방법 및 그 방법에 이용하는 점착 테이프
US5196443A (en) * 1991-09-25 1993-03-23 Buckman Laboratories International, Inc. Synergistic combinations of 2-(thiocyanomethylthio) benzothiazole with a mixture of 4,4-dimethyloxazolidine and 3,4,4-trimethyloxazolidine in controlling fungal and bacterial growth in aqueous fluids
US5534053A (en) * 1993-01-12 1996-07-09 Rodel, Inc. Composition for reducing or eliminating static charge in adhesive film
JP3410202B2 (ja) * 1993-04-28 2003-05-26 日本テキサス・インスツルメンツ株式会社 ウェハ貼着用粘着シートおよびこれを用いた半導体装置の製造方法
IL113583A (en) * 1994-05-26 1999-12-22 Rohm & Haas Acrylic pressure sensitive adhesive
TW311927B (de) * 1995-07-11 1997-08-01 Minnesota Mining & Mfg
IT1279051B1 (it) * 1995-10-27 1997-12-04 3V Sigma Spa Composizioni addensanti in forma solida costituite da polimeri o copolimeri e poliglicoli
JP2741362B2 (ja) * 1995-12-05 1998-04-15 日化精工株式会社 ウエハ−の仮着用接着剤
JPH09260471A (ja) * 1996-03-18 1997-10-03 Kazuo Inoue 焼結炭化硅素基体上に化学蒸着炭化硅素膜をコーティングした半導体ウエハ用真空チャック
JP3620554B2 (ja) * 1996-03-25 2005-02-16 信越半導体株式会社 半導体ウェーハ製造方法
US5700581A (en) * 1996-06-26 1997-12-23 International Business Machines Corporation Solvent-free epoxy based adhesives for semiconductor chip attachment and process
DE19756614A1 (de) * 1997-12-18 1999-07-01 Wacker Siltronic Halbleitermat Verfahren zur Montage und Demontage einer Halbleiterscheibe, und Stoffmischung, die zur Durchführung des Verfahrens geeignet ist
JP2000015573A (ja) 1998-06-30 2000-01-18 Ibiden Co Ltd ウェハ研磨装置用ウェハ保持プレート及び半導体ウェハの研磨方法
JP4275221B2 (ja) * 1998-07-06 2009-06-10 リンテック株式会社 粘接着剤組成物および粘接着シート
JP2001226650A (ja) * 2000-02-16 2001-08-21 Nitto Denko Corp 放射線硬化型熱剥離性粘着シート、及びこれを用いた切断片の製造方法
WO2001095402A2 (en) * 2000-06-08 2001-12-13 Showa Denko K.K. Semiconductor light-emitting device

Also Published As

Publication number Publication date
US20030190446A1 (en) 2003-10-09
WO2003033208A1 (en) 2003-04-24
DE60212992D1 (de) 2006-08-17
EP1448340B1 (de) 2006-07-05
US20030092246A1 (en) 2003-05-15
KR20040041666A (ko) 2004-05-17
MY132030A (en) 2007-09-28
DE60212992T2 (de) 2007-02-22
CN1568244A (zh) 2005-01-19
JP2005505943A (ja) 2005-02-24
TW593613B (en) 2004-06-21
US6924016B2 (en) 2005-08-02
CN100420546C (zh) 2008-09-24
EP1448340A1 (de) 2004-08-25

Similar Documents

Publication Publication Date Title
DE69723338D1 (de) Verfahren zur Herstellung von Halbleiterscheiben
ATE394353T1 (de) Verfahren zur herstellung von schichten und schichtsystemen sowie beschichtetes substrat
ATE389043T1 (de) Verfahren zur beschichtung eines substrates mit calciumphosphat
DE69842001D1 (de) Galvanisches verfahren zur herstellung einer mehrlagenstruktur
MY125775A (en) Method for treating substrates for microelectronics and substrates obtained by said method.
WO2003028048A3 (en) Low-force electrochemical mechanical processing method and apparatus
SE9500849D0 (sv) Methods for the manufacturing of micromachined structures and micromachined structures manufactured using such methods
EP0903792A3 (de) Verfahren zum Herstellen einer Mehrzahl von Halbleiterkörpern
ATE480868T1 (de) Verfahren zur behandlung von substratoberflächen
ATE235795T1 (de) Verfahren, anlage und vorrichtung zur herstellung eines elektrischen verbindungselementes sowie elektrisches verbindungselement und halbzeug
WO2003041130A3 (en) Method for creating adhesion during fabrication of electronic devices
DE69432784D1 (de) Verfahren zur Herstellung eines Halbleitersubstrats
DE60305390D1 (de) Verfahren zur UV-Aushärtung einer beschichteten Faser
DE60230538D1 (de) Verfahren zum polieren der oberfläche eines substrats
ATE332211T1 (de) Verbindungssystem zum befestigen von halbleiterplatten sowie verfahren zur herstellung von halbleiterplatten
ATE546835T1 (de) Verfahren zur herstellung eines leiterrahmens
ATE301696T1 (de) Verfahren zum kleben von substraten unter verwendung einer lichtaktivierbaren klebstofffolie
DE10292173D2 (de) Verfahren und Vorrichtung zur Herstellung von Furnieren und von furnierten Teilen sowie Furniere und furnierte Teile
DE60206012D1 (de) Verfahren zur Herstellung einer T-förmigen Elektrode
DE69703600T2 (de) Verfahren zur Herstellung von Halbleiterscheiben
DE50310646D1 (de) Verfahren zur beschichtung von metalloberflächen
DE69522976T2 (de) Verfahren zur Herstellung eines Substrats für die Fabrikation von Halbleitervorrichtungen aus Silizium
WO2005021830A3 (en) Ceramic article having corrosion-resistant layer and method for forming same
DE69901455T2 (de) Verfahren zum vakuumbeschichten eines gewölbten substrates
WO1999048137A3 (de) Verfahren und vorrichtung zum behandeln von wafern mit bauelementen beim abdünnen des wafers und beim vereinzeln der bauelemente

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties