ATE320043T1 - Anschluss mehrerer prozessoren auf externen speicher mit burst mode - Google Patents
Anschluss mehrerer prozessoren auf externen speicher mit burst modeInfo
- Publication number
- ATE320043T1 ATE320043T1 AT02767643T AT02767643T ATE320043T1 AT E320043 T1 ATE320043 T1 AT E320043T1 AT 02767643 T AT02767643 T AT 02767643T AT 02767643 T AT02767643 T AT 02767643T AT E320043 T1 ATE320043 T1 AT E320043T1
- Authority
- AT
- Austria
- Prior art keywords
- burst
- external memory
- burst mode
- several processors
- connecting several
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
- G06F13/30—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal with priority control
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GBGB0122401.3A GB0122401D0 (en) | 2001-09-17 | 2001-09-17 | Interfacing processors with external memory |
Publications (1)
Publication Number | Publication Date |
---|---|
ATE320043T1 true ATE320043T1 (de) | 2006-03-15 |
Family
ID=9922208
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AT02767643T ATE320043T1 (de) | 2001-09-17 | 2002-09-17 | Anschluss mehrerer prozessoren auf externen speicher mit burst mode |
Country Status (10)
Country | Link |
---|---|
US (1) | US7716442B2 (de) |
EP (1) | EP1436710B1 (de) |
JP (1) | JP4322116B2 (de) |
KR (1) | KR100899514B1 (de) |
CN (1) | CN1296843C (de) |
AT (1) | ATE320043T1 (de) |
DE (1) | DE60209761T2 (de) |
ES (1) | ES2259718T3 (de) |
GB (1) | GB0122401D0 (de) |
WO (1) | WO2003025768A1 (de) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP3179775B1 (de) | 2004-07-30 | 2019-01-30 | Commscope Technologies LLC | Verfahren und system zur einstellung der senderleistungspegel |
EP1779625B1 (de) | 2004-07-30 | 2018-10-17 | CommScope Technologies LLC | Lokaler netzwerkknoten |
EP1779543B1 (de) | 2004-07-30 | 2012-04-25 | Andrew Richardson | Signalübertragungsverfahren aus einem lokalen netzwerkknoten |
US7419038B2 (en) | 2005-05-31 | 2008-09-02 | Great Stuff, Inc. | Reel and reel housing |
JP6053384B2 (ja) * | 2012-08-08 | 2016-12-27 | キヤノン株式会社 | 情報処理装置、メモリ制御装置およびその制御方法 |
GB2522057B (en) | 2014-01-13 | 2021-02-24 | Advanced Risc Mach Ltd | A data processing system and method for handling multiple transactions |
CN111371526A (zh) * | 2020-03-16 | 2020-07-03 | 天津津航计算技术研究所 | 一种用于多任务模块猝发通信条件下的混合多址方法 |
Family Cites Families (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5093914A (en) * | 1989-12-15 | 1992-03-03 | At&T Bell Laboratories | Method of controlling the execution of object-oriented programs |
US5592435A (en) * | 1994-06-03 | 1997-01-07 | Intel Corporation | Pipelined read architecture for memory |
US5577230A (en) * | 1994-08-10 | 1996-11-19 | At&T Corp. | Apparatus and method for computer processing using an enhanced Harvard architecture utilizing dual memory buses and the arbitration for data/instruction fetch |
JP3176228B2 (ja) * | 1994-08-23 | 2001-06-11 | シャープ株式会社 | 半導体記憶装置 |
US5878240A (en) * | 1995-05-11 | 1999-03-02 | Lucent Technologies, Inc. | System and method for providing high speed memory access in a multiprocessor, multimemory environment |
EP0777182B1 (de) * | 1995-11-28 | 2001-07-04 | Bull S.A. | Speicherzugangsbegrenzer für dynamischen RAM |
JP3264614B2 (ja) | 1996-01-30 | 2002-03-11 | 富士写真光機株式会社 | 観察装置 |
US6061346A (en) * | 1997-01-17 | 2000-05-09 | Telefonaktiebolaget Lm Ericsson (Publ) | Secure access method, and associated apparatus, for accessing a private IP network |
KR100245276B1 (ko) * | 1997-03-15 | 2000-02-15 | 윤종용 | 버스트 모드 성능을 갖는 랜덤 억세스 메모리 장치 및 그의 동작 방법 |
JP3728641B2 (ja) * | 1997-08-05 | 2005-12-21 | 株式会社リコー | 画像形成装置 |
US6216180B1 (en) | 1998-05-21 | 2001-04-10 | Intel Corporation | Method and apparatus for a nonvolatile memory interface for burst read operations |
JP4060442B2 (ja) * | 1998-05-28 | 2008-03-12 | 富士通株式会社 | メモリデバイス |
JP3910301B2 (ja) | 1998-12-14 | 2007-04-25 | 株式会社東芝 | 半導体装置及びその製造方法 |
WO2000043897A1 (fr) * | 1999-01-20 | 2000-07-27 | Fujitsu Limited | Systeme de gestion de fichier comme support de conference |
US6457075B1 (en) * | 1999-05-17 | 2002-09-24 | Koninkijke Philips Electronics N.V. | Synchronous memory system with automatic burst mode switching as a function of the selected bus master |
US6460133B1 (en) * | 1999-05-20 | 2002-10-01 | International Business Machines Corporation | Queue resource tracking in a multiprocessor system |
JP2001014840A (ja) * | 1999-06-24 | 2001-01-19 | Nec Corp | 複数ラインバッファ型メモリlsi |
EP1226493B1 (de) * | 1999-11-05 | 2006-05-03 | Analog Devices, Inc. | Busarchitektur und verteiltes busarbitrierungsverfahren für einen kommunikationsprozessor |
US6621761B2 (en) * | 2000-05-31 | 2003-09-16 | Advanced Micro Devices, Inc. | Burst architecture for a flash memory |
JP4538911B2 (ja) * | 2000-06-19 | 2010-09-08 | ブラザー工業株式会社 | メモリアクセス制御装置および記憶媒体 |
US6278654B1 (en) * | 2000-06-30 | 2001-08-21 | Micron Technology, Inc. | Active terminate command in synchronous flash memory |
DE10107833B4 (de) * | 2001-02-16 | 2012-02-16 | Robert Bosch Gmbh | Speicheranordnung und Verfahren zum Auslesen einer Speicheranordnung |
-
2001
- 2001-09-17 GB GBGB0122401.3A patent/GB0122401D0/en not_active Ceased
-
2002
- 2002-09-17 US US10/489,800 patent/US7716442B2/en not_active Expired - Lifetime
- 2002-09-17 WO PCT/GB2002/004216 patent/WO2003025768A1/en active IP Right Grant
- 2002-09-17 DE DE60209761T patent/DE60209761T2/de not_active Expired - Lifetime
- 2002-09-17 CN CNB028181581A patent/CN1296843C/zh not_active Expired - Lifetime
- 2002-09-17 EP EP02767643A patent/EP1436710B1/de not_active Expired - Lifetime
- 2002-09-17 JP JP2003529329A patent/JP4322116B2/ja not_active Expired - Lifetime
- 2002-09-17 AT AT02767643T patent/ATE320043T1/de not_active IP Right Cessation
- 2002-09-17 ES ES02767643T patent/ES2259718T3/es not_active Expired - Lifetime
- 2002-09-17 KR KR1020047003928A patent/KR100899514B1/ko active IP Right Grant
Also Published As
Publication number | Publication date |
---|---|
DE60209761D1 (de) | 2006-05-04 |
CN1555528A (zh) | 2004-12-15 |
EP1436710B1 (de) | 2006-03-08 |
JP2005503612A (ja) | 2005-02-03 |
WO2003025768A1 (en) | 2003-03-27 |
JP4322116B2 (ja) | 2009-08-26 |
US20050005035A1 (en) | 2005-01-06 |
KR100899514B1 (ko) | 2009-05-27 |
GB0122401D0 (en) | 2001-11-07 |
US7716442B2 (en) | 2010-05-11 |
DE60209761T2 (de) | 2006-11-09 |
EP1436710A1 (de) | 2004-07-14 |
ES2259718T3 (es) | 2006-10-16 |
KR20040045446A (ko) | 2004-06-01 |
CN1296843C (zh) | 2007-01-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6950910B2 (en) | Mobile wireless communication device architectures and methods therefor | |
KR950008226B1 (ko) | 버스트 전송 모드를 갖는 버스 마스터 | |
ATE446544T1 (de) | Asip (application-domain specific instruction-set processor) mikrocomputer mit extrem niedrigem energieverbrauch | |
DE60316151D1 (de) | Zugriff zum breiten speicher | |
TWI257099B (en) | Integrated circuit device for providing selectively variable write latency and method thereof | |
ATE259081T1 (de) | Mehrprozessorsystem prüfungsschaltung | |
JP2011512599A5 (de) | ||
ATE478379T1 (de) | Prioritäts-ablaufsteuerung für busanforderungen in verarbeitungsgeräten | |
DE602004017029D1 (de) | Mehrprozessorsystem und -verfahren mit mehreren speicher-hub-modulen | |
TR28547A (tr) | Bellek adres devresi olan ters aktarim islemcisi. | |
EP1035478A3 (de) | Halbleiterspeicher mit Synchronisationssteuerung zum Empfang von Daten in einem Ziel-Halbleiterspeichermodul | |
ATE492880T1 (de) | Synchroner flash-speicher mit burst-status ausgabe | |
TW200502851A (en) | Microprocessor including a first level cache and a second level cache having different cache line sizes | |
TW200615753A (en) | Hub, memory module, memory system and methods for reading and writing to the same | |
DE602007008614D1 (de) | Dmac zum abwicklen von transfers unbekannter länge | |
KR910012962A (ko) | Dma제어기 | |
KR960019737A (ko) | 반도체 기억장치 | |
ATE229219T1 (de) | Speicheranordnung mit adressverwürfelung | |
DE602005001266D1 (de) | Speicherbaustein mit mehrfunktions-strobe-anschlüssen | |
ATE320043T1 (de) | Anschluss mehrerer prozessoren auf externen speicher mit burst mode | |
GB2383868A (en) | Cache dynamically configured for simultaneous accesses by multiple computing engines | |
ATE247850T1 (de) | Vorrichtung zur kommunikation zwischen informationsverarbeitungseinheiten und mit einem gemeinsamen bus verbundenenen prozessoren | |
AU2003259191A8 (en) | Method, system, and program for memory based data transfer | |
ATE514135T1 (de) | Vefahren und apparat zur bit-serialer verbindung von hochparallelen prozessormatrizen mit speichermatrizen | |
TW200638214A (en) | Motherboard and bridge module therefor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |