WO2022226967A1 - 显示面板和显示装置 - Google Patents
显示面板和显示装置 Download PDFInfo
- Publication number
- WO2022226967A1 WO2022226967A1 PCT/CN2021/091345 CN2021091345W WO2022226967A1 WO 2022226967 A1 WO2022226967 A1 WO 2022226967A1 CN 2021091345 W CN2021091345 W CN 2021091345W WO 2022226967 A1 WO2022226967 A1 WO 2022226967A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- display panel
- light
- line
- transistor
- emitting element
- Prior art date
Links
- 239000000758 substrate Substances 0.000 claims abstract description 94
- 239000010410 layer Substances 0.000 description 219
- 238000010586 diagram Methods 0.000 description 46
- 102100024061 Integrator complex subunit 1 Human genes 0.000 description 24
- 101710092857 Integrator complex subunit 1 Proteins 0.000 description 24
- 102100028043 Fibroblast growth factor 3 Human genes 0.000 description 22
- 108050002021 Integrator complex subunit 2 Proteins 0.000 description 22
- 239000010408 film Substances 0.000 description 22
- 239000004065 semiconductor Substances 0.000 description 17
- 238000000034 method Methods 0.000 description 15
- 239000003990 capacitor Substances 0.000 description 14
- 101100180053 Danio rerio isl2b gene Proteins 0.000 description 13
- 101001053270 Homo sapiens Insulin gene enhancer protein ISL-2 Proteins 0.000 description 13
- 102100024390 Insulin gene enhancer protein ISL-2 Human genes 0.000 description 13
- 101100126319 Oncorhynchus tshawytscha isl3 gene Proteins 0.000 description 13
- 239000000463 material Substances 0.000 description 13
- 238000003860 storage Methods 0.000 description 12
- 101001053263 Homo sapiens Insulin gene enhancer protein ISL-1 Proteins 0.000 description 11
- 102100024392 Insulin gene enhancer protein ISL-1 Human genes 0.000 description 11
- 230000008569 process Effects 0.000 description 10
- 238000002955 isolation Methods 0.000 description 9
- 239000010409 thin film Substances 0.000 description 9
- 238000005538 encapsulation Methods 0.000 description 8
- 238000000059 patterning Methods 0.000 description 7
- 101100443251 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) DIG2 gene Proteins 0.000 description 6
- 101100041128 Schizosaccharomyces pombe (strain 972 / ATCC 24843) rst2 gene Proteins 0.000 description 6
- 239000004020 conductor Substances 0.000 description 6
- 239000002346 layers by function Substances 0.000 description 6
- 230000002093 peripheral effect Effects 0.000 description 6
- 101100041125 Arabidopsis thaliana RST1 gene Proteins 0.000 description 5
- 101100443250 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) DIG1 gene Proteins 0.000 description 5
- 230000000694 effects Effects 0.000 description 5
- 238000005516 engineering process Methods 0.000 description 5
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 5
- 238000002834 transmittance Methods 0.000 description 5
- 239000013256 coordination polymer Substances 0.000 description 4
- 239000011810 insulating material Substances 0.000 description 4
- 229910044991 metal oxide Inorganic materials 0.000 description 4
- 150000004706 metal oxides Chemical class 0.000 description 4
- 230000000149 penetrating effect Effects 0.000 description 4
- 229920005591 polysilicon Polymers 0.000 description 4
- 238000012800 visualization Methods 0.000 description 4
- 229920001621 AMOLED Polymers 0.000 description 3
- 230000007547 defect Effects 0.000 description 3
- 238000011161 development Methods 0.000 description 3
- 239000011368 organic material Substances 0.000 description 3
- 125000006850 spacer group Chemical group 0.000 description 3
- 239000010936 titanium Substances 0.000 description 3
- 101150018690 CPS2 gene Proteins 0.000 description 2
- 101100002119 Gallus gallus ARF5 gene Proteins 0.000 description 2
- 101000855412 Homo sapiens Carbamoyl-phosphate synthase [ammonia], mitochondrial Proteins 0.000 description 2
- 101000983292 Homo sapiens N-fatty-acyl-amino acid synthase/hydrolase PM20D1 Proteins 0.000 description 2
- 101001137060 Homo sapiens Oligophrenin-1 Proteins 0.000 description 2
- 101000861263 Homo sapiens Steroid 21-hydroxylase Proteins 0.000 description 2
- 102100026873 N-fatty-acyl-amino acid synthase/hydrolase PM20D1 Human genes 0.000 description 2
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 2
- 102100035592 Oligophrenin-1 Human genes 0.000 description 2
- 101100020327 Salvia divinorum KPS gene Proteins 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 2
- HHTOWVWIVBSOKC-UHFFFAOYSA-N cis,trans-5'-hydroxythalidomide Chemical compound O=C1NC(=O)C(O)CC1N1C(=O)C2=CC=CC=C2C1=O HHTOWVWIVBSOKC-UHFFFAOYSA-N 0.000 description 2
- 101150075361 cps3 gene Proteins 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 238000011065 in-situ storage Methods 0.000 description 2
- AMGQUBHHOARCQH-UHFFFAOYSA-N indium;oxotin Chemical compound [In].[Sn]=O AMGQUBHHOARCQH-UHFFFAOYSA-N 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 239000007769 metal material Substances 0.000 description 2
- 238000000206 photolithography Methods 0.000 description 2
- 229910052709 silver Inorganic materials 0.000 description 2
- 239000004332 silver Substances 0.000 description 2
- 230000007704 transition Effects 0.000 description 2
- 230000000007 visual effect Effects 0.000 description 2
- 229910001111 Fine metal Inorganic materials 0.000 description 1
- FYYHWMGAXLPEAU-UHFFFAOYSA-N Magnesium Chemical compound [Mg] FYYHWMGAXLPEAU-UHFFFAOYSA-N 0.000 description 1
- 239000004642 Polyimide Substances 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- 206010049155 Visual brightness Diseases 0.000 description 1
- 239000008186 active pharmaceutical agent Substances 0.000 description 1
- 238000004220 aggregation Methods 0.000 description 1
- 230000002776 aggregation Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 239000003086 colorant Substances 0.000 description 1
- 239000006185 dispersion Substances 0.000 description 1
- 238000011066 ex-situ storage Methods 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 229910010272 inorganic material Inorganic materials 0.000 description 1
- 239000011147 inorganic material Substances 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 229910052749 magnesium Inorganic materials 0.000 description 1
- 239000011777 magnesium Substances 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 239000011347 resin Substances 0.000 description 1
- 229920005989 resin Polymers 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/121—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements
- H10K59/1213—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements the pixel elements being TFTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/60—OLEDs integrated with inorganic light-sensitive elements, e.g. with inorganic solar cells or inorganic photodiodes
- H10K59/65—OLEDs integrated with inorganic image sensors
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
- G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
- G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
- G09G3/3233—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix with pixel circuitry controlling the current through the light-emitting element
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/123—Connection of the pixel electrodes to the thin film transistors [TFT]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/131—Interconnections, e.g. wiring lines or terminals
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/30—Devices specially adapted for multicolour light emission
- H10K59/35—Devices specially adapted for multicolour light emission comprising red-green-blue [RGB] subpixels
- H10K59/353—Devices specially adapted for multicolour light emission comprising red-green-blue [RGB] subpixels characterised by the geometrical arrangement of the RGB subpixels
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/80—Constructional details
- H10K59/88—Dummy elements, i.e. elements having non-functional features
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/04—Structural and physical details of display devices
- G09G2300/0421—Structural details of the set of electrodes
- G09G2300/0426—Layout of electrodes and connections
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/02—Improving the quality of display appearance
- G09G2320/0233—Improving the luminance or brightness uniformity across the screen
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2360/00—Aspects of the architecture of display systems
- G09G2360/14—Detecting light within display terminals, e.g. using a single or a plurality of photosensors
- G09G2360/141—Detecting light within display terminals, e.g. using a single or a plurality of photosensors the light conveying information used for selecting or modulating the light emitting or modulating element
- G09G2360/142—Detecting light within display terminals, e.g. using a single or a plurality of photosensors the light conveying information used for selecting or modulating the light emitting or modulating element the light being detected by light detection means within each pixel
Definitions
- At least one embodiment of the present disclosure relates to a display panel and a display device.
- AMOLED Active-Matrix Organic Light-Emitting Diode
- the under-screen camera technology is a brand-new technology proposed to increase the screen-to-body ratio of the display device.
- At least one embodiment of the present disclosure relates to a display panel and a display device.
- At least one embodiment of the present disclosure provides a display panel, including: a base substrate; a pixel unit, located on the base substrate, including a pixel circuit and a light-emitting element, the pixel circuit is configured to drive the light-emitting element, and the pixel unit is configured to drive the light-emitting element.
- the pixel circuit includes a driving transistor and a data writing transistor, the driving transistor is connected to the data writing transistor; a data line is connected to the data writing transistor; the data line includes a plurality of first type data lines and a plurality of data lines of the second type, the plurality of data lines of the first type are arranged in a first direction, the data lines of the first type extend in a second direction, the first direction and the second direction direction intersecting, the second type of data line includes a first part, a second part and a third part, the first part and the second part are connected by the third part, the first part and the second part parts extend in the second direction, the third part extends in the first direction, the third part and the second part are located in different layers, the third part and the first part are located in Different layers, the first portion is closer to the base substrate than the third portion, and the second portion is closer to the base substrate than the third portion.
- the size of the third portion in the first direction is greater than the distance between the first portion and the second portion in the first direction.
- the display panel further includes a plurality of dummy lines, and the plurality of dummy lines and the third portion of the second type of data lines are located on the same layer.
- the third portion is provided in plurality, and the plurality of dummy lines and the plurality of third portions are uniformly provided in the display panel.
- the extension direction of the dummy line is the same as the extension direction of the third portion.
- the dummy line is connected to a constant voltage line.
- the constant voltage line includes at least one of a first power line, a second power line, and an initialization signal line.
- the display panel further includes a plurality of dummy data lines, the plurality of dummy data lines, the first portion of the second type of data line, and the second type of data line
- the second portions of the data lines are all located on the same layer.
- the display panel further includes a first initialization signal line and a second initialization signal line
- the pixel circuit further includes a first reset transistor and a second reset transistor
- the first reset transistor is connected to The gate of the driving transistor is connected and configured to reset the gate of the driving transistor
- the second reset transistor is connected to the first electrode of the light-emitting element, and is configured to be the first electrode of the light-emitting element.
- One pole is reset, the first initialization signal line is connected to the gate of the driving transistor through the first reset transistor, and the second initialization signal line is connected to the second initialization signal line of the light-emitting element through the second reset transistor.
- One pole is connected, and the first initialization signal line and the second initialization signal line are not connected to be configured to apply signals, respectively.
- the third portion is located between pixel circuits of two pixel units adjacent in the second direction.
- the third parts are provided in a plurality, and the plurality of third parts are distributed in the display panel.
- the distance between two adjacent third parts in the second direction is greater than or equal to the sum of the sizes of the two pixel units in the second direction.
- the plurality of third portions are uniformly arranged within more than half of the size of the display panel in the second direction.
- the base substrate has a first display area and a second display area
- the first display area is located on at least one side of the second display area
- the pixel unit includes a first pixel unit and a second pixel unit
- the pixel circuit and light-emitting element of the first pixel unit are located in the first display area
- the pixel circuit of the second pixel unit is located in the first display area
- the light-emitting element of the second pixel unit is located in the second display area
- the pixel circuit of the second pixel unit is connected to the light-emitting element of the second pixel unit through a conductive wire
- the first pixel circuit is connected to the light-emitting element of the second pixel unit.
- the orthographic projections of the three parts on the base substrate do not overlap with the orthographic projections of the conductive lines on the base substrate.
- the orthographic projection of the conductive line on the base substrate partially overlaps the orthographic projection of the pixel circuit of the first pixel unit on the base substrate .
- At least one embodiment of the present disclosure further provides a display device including any of the above-mentioned display panels.
- the display device further includes a photosensitive sensor, and the photosensitive sensor is located at one side of the display panel.
- FIG. 1 is a schematic structural diagram of a display panel according to an embodiment of the present disclosure.
- FIG. 2 is a schematic diagram of a pixel unit of a display panel provided by an embodiment of the present disclosure.
- FIG. 3 is a schematic diagram of a display panel according to an embodiment of the present disclosure.
- FIG. 4 is a schematic diagram of a first display area and a second display area in a display panel according to an embodiment of the present disclosure.
- 5A to 5E are partial plan views of a display panel according to an embodiment of the present disclosure.
- FIG. 6A is a schematic diagram of a data line in a display panel.
- FIG. 6B is a schematic diagram of a display panel showing failure.
- 6C is a schematic cross-sectional view of a segmented data line in a display panel.
- FIG. 7A is a schematic diagram of a display panel according to an embodiment of the present disclosure.
- FIG. 7B is a schematic cross-sectional view of a segmented data line in a display panel.
- FIG. 7C is a schematic diagram of a display panel according to an embodiment of the present disclosure.
- FIG. 8A is a schematic diagram of a display panel according to an embodiment of the disclosure.
- FIG. 8B is a schematic plan view of a third portion of the dummy lines and the second type of data lines in the display panel shown in FIG. 8A .
- FIG. 9A is a schematic diagram of a display panel according to an embodiment of the disclosure.
- FIG. 9B is a schematic diagram of a display panel according to another embodiment of the present disclosure.
- FIG. 9C is a schematic diagram of a display panel according to another embodiment of the present disclosure.
- FIG. 9D is a schematic plan view of a third portion of the dummy line and the second type of data line DTn in the display panel shown in FIG. 9C .
- FIG. 10A is a schematic diagram of a pixel circuit according to an embodiment of the present disclosure.
- FIG. 10B is a layout diagram of a pixel circuit provided by an embodiment of the present disclosure.
- FIG. 10C is a cross-sectional view along line A-B of FIG. 10B .
- FIG. 10D is a layout diagram of a pixel circuit provided by an embodiment of the present disclosure.
- FIG. 10E is a cross-sectional view along line C-D of FIG. 10D .
- FIG. 11 is a schematic diagram of a display panel according to an embodiment of the disclosure.
- 12A to 12C are schematic diagrams of a display panel according to another embodiment of the present disclosure.
- FIG. 13 is a schematic diagram of a display panel according to another embodiment of the present disclosure.
- FIGS 14A to 14H are schematic diagrams of display panels according to other embodiments of the present disclosure.
- 15A and 15B are schematic diagrams of a display device according to an embodiment of the present disclosure.
- FIG. 16 is an operation timing diagram of the pixel circuit shown in FIG. 10A .
- a display panel with an under-screen camera generally includes a first display area for normal display and a second display area for setting the camera.
- the second display area generally includes: a plurality of light-emitting elements and a plurality of pixel circuits, each pixel circuit is connected to a light-emitting element, and is used to drive the light-emitting element to emit light, and the mutually connected pixel circuits and light-emitting elements are perpendicular to the display panel. overlapping in direction.
- FIG. 1 is a schematic structural diagram of a display panel according to an embodiment of the present disclosure.
- the display panel may include: a base substrate BS.
- the display panel includes a first display area R1 and a second display area R2, and the first display area R1 may be located at at least one side of the second display area R2.
- the first display region R1 surrounds the second display region R2. That is, the second display area R2 may be surrounded by the first display area R1.
- the second display area R2 may also be set at other positions, and the setting position of the second display area R2 may be determined as required.
- the second display area R2 may be located at the top middle position of the base substrate BS, or may be located at the upper left corner position or the upper right corner position of the base substrate BS.
- hardware such as a photosensitive sensor (eg, a camera) is disposed in the second display area R2 of the display panel.
- the second display area R2 is a light-transmitting display area
- the first display area R1 is a display area.
- the first display area R1 is opaque and only used for display.
- FIG. 2 is a schematic diagram of a pixel unit of a display panel provided by an embodiment of the present disclosure.
- the display panel includes a pixel unit 100, and the pixel unit 100 is located on the base substrate.
- the pixel unit 100 includes a pixel circuit 100a and a light-emitting element 100b, and the pixel circuit 100a is configured to drive the light-emitting element 100b.
- the pixel circuit 100a is configured to supply a drive current to drive the light-emitting element 100b to emit light.
- the light emitting element 100b is an organic light emitting diode (OLED), and the light emitting element 100b emits red light, green light, blue light, or white light, etc. under the driving of the corresponding pixel circuit 100b.
- the color of light emitted by the light-emitting element 100b may be determined as required.
- the light transmittance of the second display area R2 In order to improve the light transmittance of the second display area R2, only light emitting elements may be arranged in the second display area R2, and the pixel circuits driving the light emitting elements of the second display area R2 may be arranged in the first display area R1. That is, the light transmittance of the second display region R2 is improved by arranging the light-emitting element and the pixel circuit separately.
- FIG. 3 is a schematic diagram of a display panel according to an embodiment of the present disclosure.
- the display panel includes: a plurality of first pixel circuits 10, a plurality of second pixel circuits 20 and a plurality of first light-emitting elements 30 located in the first display area R1, and a plurality of first pixel circuits 30 located in the second display area R2 A plurality of second light emitting elements 40 .
- the plurality of second pixel circuits 20 may be distributed among the plurality of first pixel circuits 10 at intervals.
- At least one first pixel circuit 10 among the plurality of first pixel circuits 10 may be connected to at least one first light emitting element 30 among the plurality of first light emitting elements 30 , and at least one first pixel circuit 10 may The orthographic projection of the circuit 10 on the base substrate BS and the orthographic projection of the at least one first light-emitting element 30 on the base substrate BS may at least partially overlap.
- the at least one first pixel circuit 10 can be used to provide a driving signal for the connected first light-emitting element 30 to drive the first light-emitting element 30 to emit light.
- At least one second pixel circuit 20 of the plurality of second pixel circuits 20 may be connected to at least one second light emitting element 40 of the plurality of second light emitting elements 40 through a conductive line L1 , which at least A second pixel circuit 20 can be used to provide a driving signal for the connected second light-emitting element 40 to drive the second light-emitting element 40 to emit light.
- the orthographic projection of the at least one second pixel circuit 20 on the base substrate BS is the same as the at least one second light-emitting element 40 on the base substrate.
- the orthographic projections on the BS do not have overlapping parts.
- the first display area R1 may be set as a non-transmissive display area
- the second display area R2 may be set as a light-transmissive display area.
- the first display region R1 cannot transmit light
- the second display region R2 can transmit light.
- the display panel provided by the embodiment of the present disclosure does not need to perform hole-digging processing on the display panel, and required hardware structures such as a photosensitive sensor can be directly disposed at a position corresponding to the second display area R2 on one side of the display panel, which is The realization of true full screen lays a solid foundation.
- the second display region R2 only includes light-emitting elements and does not include pixel circuits, it is beneficial to improve the light transmittance of the second display region R2, so that the display panel has a better display effect.
- the pixel unit 100 includes a first pixel unit 101 and a second pixel unit 102 , the pixel circuit 100 a and the light-emitting element 100 b of the first pixel unit 101 are located in the first display area R1 , and the pixels of the second pixel unit 101 The circuit 100a is located in the first display region R1, and the light-emitting element 100b of the second pixel unit 102 is located in the second display region R2.
- the pixel circuit 100 a of the first pixel unit 101 is the first pixel circuit 10
- the light-emitting element 100 b of the first pixel unit 101 is the first light-emitting element 30
- the pixel circuit of the second pixel unit 101 100 a is the second pixel circuit 20
- the light-emitting element 100 b of the second pixel unit 102 is the second light-emitting element 40
- the first light-emitting element 30 may be referred to as an in-situ light-emitting element.
- the first pixel circuit 10 may be referred to as an in-situ pixel circuit
- the second pixel circuit 20 may be referred to as an ex-situ pixel circuit.
- the second light-emitting element 40 and the second pixel circuit 20 connected to the second light-emitting element 40 are located in the same row. That is, the light-emitting signal of the second light-emitting element 40 comes from the second pixel circuit in the same row.
- pixel circuits of the same row of pixel units are connected to the same gate line.
- the pixel circuit (the second pixel circuit 20 ) of the second pixel unit 102 is connected to the light-emitting element (the second light-emitting element 40 ) of the second pixel unit 102 through the conductive line L1 .
- the conductive line L1 is made of transparent conductive material.
- the conductive line L1 is made of conductive oxide material.
- the conductive oxide material includes, but is not limited to, indium tin oxide (ITO).
- one end of the conductive line L1 is connected to the second pixel circuit 20 , and the other end of the conductive line L1 is connected to the second light-emitting element 40 .
- the conductive line L1 extends from the first display region R1 to the second display region R2 .
- the display panel further includes an auxiliary region Ra, and the second pixel circuit 20 can be provided in the auxiliary region Ra.
- FIG. 4 is a schematic diagram of a first display area and a second display area in a display panel according to an embodiment of the present disclosure.
- a light-transmitting region R0 is provided between adjacent second light-emitting elements 40 .
- a plurality of light-transmitting regions R0 are connected to each other to form continuous light-transmitting regions separated by a plurality of second light-emitting elements 40 .
- the conductive line L1 is made of a transparent conductive material to improve the light transmittance of the light-transmitting region R0 as much as possible.
- the regions of the second display region R2 except where the second light-emitting element 40 is disposed may be all light-transmitting regions.
- 5A to 5E are partial plan views of a display panel according to an embodiment of the present disclosure. 5A to 5E are described below.
- FIG. 5A is a schematic diagram of a first display area and a second display area of a display panel according to an embodiment of the present disclosure.
- the second display area R2 is a light-transmitting display area
- the first display area R1 is a display area.
- FIG. 5B is a schematic diagram of a first light-emitting element in a first display area and a second light-emitting element in a second display area of a display panel according to an embodiment of the present disclosure.
- FIG. 5B shows the first light emitting element 30 and the second light emitting element 40 .
- the density of the second light emitting element 40 may be equal to that of the first light emitting element 30 . That is, the resolution of the second display region R2 is the same as the resolution of the first display region R1.
- the density of the second light-emitting element 40 may be greater or less than that of the first light-emitting element 30 . That is, the resolution of the second display region R2 may be larger or smaller than that of the first display region R1. For example, as shown in FIGS.
- the light-emitting area of the second light-emitting element 40 is smaller than the light-emitting area of the first light-emitting element 30 .
- FIG. 4 shows the light emitting area of the second light emitting element 40 and the light emitting area of the first light emitting element 30 with dotted lines.
- the light emitting area of the light emitting element may correspond to the area of the opening of the pixel definition layer.
- FIG. 5C is a schematic diagram of conductive lines in a display panel according to an embodiment of the disclosure.
- FIG. 5C shows a plurality of conductive lines L1.
- FIG. 5D is a schematic diagram of conductive lines in a display panel according to an embodiment of the disclosure.
- FIG. 5D shows conductive line L1.
- the conductive line L1 includes a first conductive line L11 , a second conductive line L12 , and a third conductive line L13 .
- a plurality of conductor pattern layers may be formed.
- An insulating layer is arranged between different conductor pattern layers. For example, the first conductive line L11 is located in the first conductive pattern layer, the second conductive line L12 is located in the second conductive pattern layer, and the third conductive line L13 is located in the third conductive pattern layer.
- a plurality of conductive lines in other forms may also be provided.
- one conductive line L1 is formed of conductive parts located in different conductive pattern layers.
- conductive parts located in different conductor pattern layers may be connected by via holes penetrating through the insulating layers.
- FIG. 5E shows the first light emitting element 30, the second light emitting element 40, the first pixel circuit 10, the second pixel circuit 20, the connecting element CE0, and the conductive line L1.
- Each pixel circuit is connected to the light emitting element through the connection element CE0. That is, each pixel unit has one connection element CE0. That is, the first pixel circuit 10 is connected to the first light-emitting element 30 through the connection element CE0, and the second pixel circuit 20 is connected to the second light-emitting element 40 through the connection element CE0.
- one end of the conductive line L1 is connected to the second pixel circuit 20 through the connecting element CE0 , and the other end of the conductive line L1 is connected to the second light emitting element 40 .
- a conductive line L1 passes through the area where the pixel circuit of the pixel unit is located to connect the second pixel circuit 20 and the second light emitting element 40 on both sides of the pixel unit respectively.
- the area where the pixel circuit of the pixel unit is located overlaps with a plurality of conductive lines L1 passing through the area, so that the pixel circuit is coupled with the conductive lines overlapping the pixel circuit to form parasitic capacitance, resulting in differences in brightness and display defects such as forming Stripes (Mura).
- the area in the first display area R1 where the second pixel circuit 20 is disposed may be called an auxiliary area Ra (as shown in FIG. 1 and FIG.
- the auxiliary area Ra may also be called a transition area, because the conductive line is coupled with the pixel circuit
- the dark pixel unit is the pixel unit (first pixel unit) in the first display area R1, not the second display area R2.
- Light-emitting element 40 if the auxiliary area is dark, the lower gray level is obvious in the case of high gray level.
- FIG. 5E takes as an example that one first pixel circuit 10 overlaps with two conductive lines L1 at most. In other embodiments, one first pixel circuit 10 may also overlap with more conductive lines L1 . For example, as shown in FIG. 5C, in some embodiments, one first pixel circuit 10 may overlap with 10-15 conductive lines L1. How many conductive lines L1 one first pixel circuit 10 overlaps can be determined as required.
- the area where the second pixel circuit 20 is disposed may be obtained by compressing the size of the first pixel circuit 10 in the first direction X.
- FIG. 5E in the auxiliary area, one column of the second pixel circuits 20 is provided for every set column of the first pixel circuits 10 .
- the number of columns of the first pixel circuits 10 between two adjacent columns of the second pixel circuits 20 may be determined as required.
- FIG. 6A is a schematic diagram of a data line in a display panel.
- FIG. 6B is a schematic diagram of a display panel showing poor display.
- 6C is a schematic cross-sectional view of a segmented data line in a display panel.
- the second display area R2 is a light-transmitting display area
- the second pixel circuit 20 is separated from the second light-emitting element 40
- the second pixel circuit 20 is arranged in the first display area R1
- the second pixel circuit 20 is separated from the second light-emitting element 40.
- the data lines of cell 102 are formed in segments. That is, as shown in FIG. 6A, the data line DTn includes a first portion DT01, a second portion DT02, and a third portion DT03. As shown in FIG.
- the first part DT01 and the second part DT02 both extend along the second direction Y
- the third part DT03 extends along the first direction X
- the first part DT01 and the second part DT02 are connected by the third part DT03.
- the data line DTn includes a vertical portion and a horizontal portion, and the length of the data line DTn is longer than that of the data line DTm including only the vertical portion, the load of the data line DTn is greater than the load of the data line DTm, so that, as shown in FIG. 6B, The display panel has poor display with dark vertical stripes during display.
- Figure 6B shows dark vertical stripes MR.
- the data lines may be divided into data lines DTm and DTn, the data lines DTm may be referred to as first type data lines DTm, and the data lines DTn may be referred to as second type data lines DTn.
- the first type of data line DTm extends along the second direction Y
- the second type of data line DTn includes a portion extending along the first direction X and a portion extending along the second direction Y.
- the first direction X is the row direction of the pixel unit
- the second direction Y is the column direction of the pixel unit, but it is not limited thereto.
- the display panel can be provided with multiple data lines DTn as required, so as to form multiple third parts DT03, and the multiple third parts DT03 are close to the third part DT03.
- Two display areas R2 are provided. In this case, the display panel is prone to display failure (Mura) due to uneven visual brightness caused by the setting of the third part DT03.
- the display panel includes a base substrate BS and various structures on the base substrate BS.
- a buffer layer BL is provided on the base substrate BS
- an isolation layer BR is provided on the buffer layer BL
- a first insulating layer ISL1 is provided on the isolation layer BR
- a second type of data is provided on the first insulating layer ISL1
- the third portion DT03 of the line DTn, the second insulating layer ISL2 and the third insulating layer ISL3 are provided on the third portion DT03 of the second type data line DTn
- the second type data line DTn is provided on the third insulating layer ISL3
- a fourth insulating layer ISL4 and a fifth insulating layer ISL5 are provided on the first portion DT01 and the second portion DT02 of the second type data line DTn.
- the third portion DT03 of the second type data line DTn is provided on the second conductive layer LY2, and the first portion DT01 and the second portion DT02 of the second type data line DTn are provided on the third conductive layer LY3.
- the first part DT01 is connected to the third part DT03 through the via hole VH01 penetrating the third insulating layer ISL3 and the second insulating layer ISL2, and the second part DT02 is connected to the third part DT02 through the third insulating layer ISL3 and the second insulating layer ISL2
- the via VH02 is connected to the third part DT03.
- FIG. 7A is a schematic diagram of a display panel according to an embodiment of the present disclosure.
- 7B is a schematic cross-sectional view of a segmented data line in a display panel.
- FIG. 7C is a schematic diagram of a display panel according to an embodiment of the present disclosure.
- FIG. 7A shows three data lines DTn of the second type and eight data lines DTm of the first type.
- the number of the second type of data lines DTn and the first type of data lines DTm can be determined as required.
- the display panel includes: a base substrate BS, a pixel unit 100 and a data line DT; a pixel unit 100 is located on the base substrate BS, and includes a pixel circuit 100a and a light-emitting element 100b, the pixel circuit 100a is configured to drive the light-emitting element 100b to make the light-emitting element 100b emit light, and the pixel circuit 100a includes a driving transistor and a data writing transistor.
- the data line DT is connected to the data write transistor; the data line DT includes a plurality of first type data lines DTm and a plurality of second type data lines DTn, and a plurality of first type data lines DTm along the first Arranged in the direction X, the first type data lines DTm extend along the second direction Y, the first direction X intersects the second direction Y, the second type data lines DTn include a first part DT01, a second part DT02 and a third part DT03 , the first part DT01 and the second part DT02 are connected by a third part DT03, the first part DT01 and the second part DT02 both extend along the second direction Y, and the third part DT03 extends along the first direction X.
- the third portion DT03 is located in the first display area R1.
- the third part DT03 and the second part DT02 are located in different layers
- the third part DT03 and the first part DT01 are located in different layers
- the first part DT01 is closer to the base substrate BS than the third part DT03
- the second portion DT02 is closer to the base substrate BS than the third portion DT03.
- one end of the third part DT03 is connected to the first part DT01 through the via hole VH1 penetrating the fourth insulating layer ISL4 and the fifth insulating layer ISL5, and the other end of the third part DT03 is connected to the first part DT01 through the fourth insulating layer ISL4 and the fifth insulating layer ISL5.
- the via hole VH2 of the fifth insulating layer ISL5 is connected to the second portion DT02.
- the embodiment of the present disclosure is described by taking as an example that the fourth insulating layer ISL4 and the fifth insulating layer ISL5 are disposed between the fourth conductive layer LY4 and the third conductive layer LY3, but not limited thereto, the fourth conductive layer LY4 and the third conductive layer Only one insulating layer may be provided between the layers LY3.
- the fifth insulating layer ISL5 is provided between the fourth conductive layer LY4 and the third conductive layer LY3.
- the fifth insulating layer ISL5 is a planarization layer.
- the thickness of the fifth insulating layer ISL5 is greater than that of the fourth insulating layer ISL4 , the third insulating layer ISL3 , the second insulating layer ISL2 , and the first insulating layer ISL1 at least one thickness.
- the thickness of the fifth insulating layer ISL5 is greater than the thickness of each of the fourth insulating layer ISL4 , the third insulating layer ISL3 , the second insulating layer ISL2 , and the first insulating layer ISL1 .
- the buffer layer BL, the isolation layer BR, the first insulating layer ISL1, the second insulating layer ISL2, the third insulating layer ISL3, the fourth insulating layer ISL4 and the fifth insulating layer ISL5 are all made of insulating materials.
- At least one of the buffer layer BL, the isolation layer BR, the first insulating layer ISL1, the second insulating layer ISL2, the third insulating layer ISL3 and the fourth insulating layer ISL4 is made of inorganic insulating materials
- the fifth insulating layer ISL5 can be made of organic materials .
- the inorganic insulating material includes at least one of silicon oxide, silicon nitride, and silicon oxynitride, but is not limited thereto.
- the organic material includes resin, but is not limited thereto.
- the display panel shown in FIG. 7B is compared with the display panel shown in FIG. 6B in that the third portion DT03 of the second type of data line DTn is disposed on the fourth conductive layer LY4. Adjusting the third part DT03 from the second conductive layer LY2 to the fourth conductive layer LY4 is beneficial to reduce the display failure of dark stripes caused by the load of the second type data line DTn being greater than the load of the first type data line DTm to improve display quality.
- the square resistance of the material of the fourth conductive layer LY4 is smaller than the square resistance of the material of the second conductive layer LY2.
- the second display area R2 is surrounded by the first display area R1 .
- the second type of data line DTn further includes a fourth part DT04 and a fifth part DT05.
- the fourth portion DT04 extends along the second direction Y
- the fifth portion DT05 extends along the first direction X
- the first portion DT01 and the fourth portion DT04 are connected by the fifth portion DT05.
- the first part DT01 and the fourth part DT04 are located on the same layer
- the fifth part DT05 is not located on the same layer as the first part DT01 and the fourth part DT04.
- the fifth part DT05 is located in the fourth conductive layer or the second conductive layer
- the first part DT01 and the fourth part DT04 are located in the third conductive layer, but not limited thereto.
- the fifth portion DT05 is located in the peripheral region R3, and the fourth portion DT04 extends from the display region R0 to the peripheral region R3. As shown in FIG. 7C , the fourth portion DT04 extends from the opposite side of the first display region R1 where the second portion DT02 is provided in the second display region R2 to the peripheral region R3.
- the first portions DT01 of the plurality of first type data lines DTm and the plurality of second type data lines DTn are arranged at intervals.
- the number of the first type data lines DTm spaced between adjacent first parts DT01 is not limited to what is shown in the figure, and can be set as required.
- each part of the second type of data line DTn can be set as required, as long as the two parts connected through the via holes are located at different layers.
- two parts with different extension directions are located in different layers.
- each of the first part DT01 to the fifth part DT05 shown in the figure may also include sub-parts located at different layers.
- FIG. 8A is a schematic diagram of a display panel according to an embodiment of the disclosure.
- 8B is a schematic plan view of a third portion of the dummy lines and the second type of data lines in the display panel shown in FIG. 8A .
- the third part DT03 is in the first direction X for the same second type data line DTn
- the size of is greater than or equal to the shortest distance in the first direction X between the first part DT01 and the second part DT02.
- the display panel further includes a plurality of dummy lines DMY, for example, in order to alleviate the visualization Mura that occurs due to the provision of the third portion of the second type of data line DTn.
- the plurality of dummy lines DMY and the third portion DT03 of the second type of data lines DTn are located on the same layer.
- the dummy line DMY and the third portion DT03 are both located in the fourth conductive layer LY4.
- the dummy line DMY is set, so as to avoid the visualization Mura caused by the aggregation of the third part DT03, and improve the display quality.
- the display panel includes a plurality of third parts DT03.
- a plurality of dummy lines DMY and a plurality of third parts DT03 are evenly arranged in the display panel .
- the extension direction of the dummy line DMY is the same as the extension direction of the third portion DT03 .
- the dummy line DMY extends along the first direction X
- the third portion DT03 extends along the first direction X.
- the dummy line DMY is connected to the constant voltage line.
- the constant voltage line includes at least one of a first power line, a second power line, and an initialization signal line.
- the first power line may be the first power line PL1 mentioned later
- the second power line may be the second power line PL2 mentioned later
- the initialization signal line may be the initialization signal line INT mentioned later.
- the display panel also includes a dummy data line DM, the dummy data line DM is a disconnected data line, the dummy data line DM and the second type of data line DTn A part of DT01 is disconnected, the dummy data line DM is located between two first type data lines DTm, and is connected to a first part DT01 of a second type data line DTn located between the two first type data lines DTm disconnect. A part of the second part DT02 of the second type data line DTn and the third part DT03 of the second type data line DTn are not located between the two first type data lines DTm.
- the dummy data line DM is not input with a data signal like that on the data line DT.
- the dummy data line DM may be connected to the constant voltage line, but not limited thereto.
- the pixel circuit overlapping the dummy data line DM may be a dummy pixel circuit, and the dummy pixel circuit is not connected to the light emitting element.
- the display panel further includes a plurality of dummy data lines DM.
- the plurality of dummy data lines DM, the first part DT01 of the second type data line DTn, and the second part DT02 of the second type data line DTn are all located on the same layer.
- FIG. 9A is a schematic diagram of a display panel according to an embodiment of the disclosure.
- FIG. 9B is a schematic diagram of a display panel according to another embodiment of the present disclosure.
- FIG. 9C is a schematic diagram of a display panel according to another embodiment of the present disclosure.
- 9D is a schematic plan view of a third portion of the dummy line and the second type of data line DTn in the display panel shown in FIG. 9C .
- the third part DT03 is located between the pixel circuits of two adjacent pixel units in the second direction Y.
- the display panel includes a plurality of third parts DT03 , and in order to reduce visualization Mura, the plurality of third parts DT03 are dispersedly arranged in the display panel.
- the distance between two adjacent third parts DT03 in the second direction Y is greater than or equal to the sum of the sizes of the two pixel units 100 in the second direction Y.
- FIG. 9A represents the pixel unit 100 with an elliptical dashed box. For clarity of illustration, FIG. 9 only shows eight pixel units 100 located between two adjacent third portions DT03.
- the distance between two adjacent third parts DT03 in the second direction Y is greater than or equal to the sum of the sizes of ten pixel units 100 in the second direction Y.
- the separation distance of two adjacent third portions DT03 in the second direction Y may be determined according to the degree of dispersion of the plurality of third portions DT03.
- a plurality of third parts DT03 are uniformly arranged within at least half the size of the display panel in the second direction Y.
- a plurality of third parts DT03 are uniformly arranged in a region of the first display region R1 on one side of the second display region R2 .
- the distance between the two farthest third portions DT03 is greater than or equal to half of the size of the display region R0 in the second direction Y.
- the size of the display panel in the second direction Y may refer to the length of the display panel in the second direction Y.
- vias through the insulating layer for connecting two components are represented by black circles.
- the two parts that cross at the positions of the black dots are connected, and the parts that cross at the positions without the black dots are not connected, and the two are separated by an insulating layer therebetween.
- the display panel further includes a plurality of dummy lines DMY.
- dummy line DMY reference may be made to the previous description, which will not be repeated here.
- FIGS. 6A , 7A, 7C, 8A, 8B, and 9A to 9D illustrate the center line a0 of the display panel.
- the display panels are arranged symmetrically with respect to the center line a0.
- the center line a0 is parallel to the second direction Y.
- some dummy lines DMY are disconnected in the second display area R2, and on opposite sides of the second display area R2, the dummy lines DMY are disconnected.
- the line DMY includes a first dummy part DMY1 on one side of the second display area R2 and a second dummy part DMY2 on the other side of the second display area R2. The dummy line DMY does not pass through the second display area R2.
- the display panel includes a display area R0 and a peripheral area R3, and the display area R0 includes a first display area R1 and a second display area R2 .
- the base substrate BS has a display area R0 and a peripheral area R3, and the peripheral area R3 is located on at least one side of the display area R0.
- the pixel unit 100 is located on the base substrate BS, and includes a pixel circuit 100a and a light-emitting element 100b, the pixel circuit 100a is configured to drive the light-emitting element 100b, and the pixel circuit 100b includes a driving transistor T1 (see FIG. 10A ). ) and the data writing transistor T2 (see FIG. 10A ), the driving transistor and the data writing transistor are connected.
- the data line DT is connected to the data writing transistor T2, and is configured to provide a data signal to the pixel circuit 100a.
- FIG. 10A is a schematic diagram of a pixel circuit in a display panel provided by an embodiment of the present disclosure.
- FIG. 10B is a layout diagram of a pixel circuit in a display panel provided by an embodiment of the present disclosure.
- FIG. 10C is a cross-sectional view along line A-B of FIG. 10B .
- FIG. 10D is a layout diagram of a pixel circuit in a display panel provided by an embodiment of the present disclosure.
- FIG. 10E is a cross-sectional view along line C-D of FIG. 10D .
- the pixel circuit shown in FIG. 10A may be a low temperature polysilicon (Low Temperature Poly-silicon, LTPS) AMOLED pixel circuit common in the related art.
- LTPS Low Temperature Poly-silicon
- FIG. 10A shows a pixel circuit of a pixel unit of a display panel.
- the pixel unit 100 includes a pixel circuit 100 a and a light emitting element 100 b.
- the pixel circuit 100a includes six switching transistors (T2-T7), one driving transistor T1 and one storage capacitor Cst.
- the six switching transistors are respectively a data writing transistor T2, a threshold compensation transistor T3, a first light emission control transistor T4, a second light emission control transistor T5, a first reset transistor T6, and a second reset transistor T7.
- the light-emitting element 100b includes a first electrode E1 and a second electrode E2 and a light-emitting functional layer between the first electrode E1 and the second electrode E2.
- the first electrode E1 is an anode
- the second electrode E2 is a cathode
- the threshold compensation transistor T3 and the first reset transistor T6 use a dual-gate thin film transistor (Thin Film Transistor, TFT) to reduce leakage.
- TFT Thin Film Transistor
- the display panel includes gate lines GT, data lines DT, first power supply lines PL1 , second power supply lines PL2 , light emission control signal lines EML, initialization signal lines INT, reset control signal lines RST, and the like.
- the reset control signal line RST includes a first reset control signal line RST1 and a second reset control signal line RST2.
- the first power supply line PL1 is configured to provide a constant first voltage signal VDD to the pixel unit 100
- the second power supply line PL2 is configured to provide a constant second voltage signal VSS to the pixel unit 100
- the first voltage signal VDD is greater than the second voltage signal VSS.
- the gate line GT is configured to provide a scan signal SCAN to the pixel unit 100
- the data line DT is configured to provide a data signal DATA (data voltage VDATA) to the pixel unit 100
- the light emission control signal line EML is configured to provide the pixel unit 100 with a light emission control signal EM
- the first reset control signal line RST1 is configured to provide the pixel unit 100 with the first reset control signal RESET1
- the second reset control signal line RST2 is configured to provide the pixel unit 100 with the scan signal SCAN.
- the first initialization signal line INT1 is configured to provide the first initialization signal Vinit1 to the pixel unit 100
- the second initialization signal line INT2 is configured to provide the second initialization signal Vinit2 to the pixel unit 100 .
- the first initialization signal Vinit1 and the second initialization signal Vinit2 are constant voltage signals, for example, the magnitude of which may be between the first voltage signal VDD and the second voltage signal VSS, but is not limited thereto, for example, the first initialization signal Both Vinit1 and the second initialization signal Vinit2 may be less than or equal to the second voltage signal VSS.
- the first initialization signal line INT1 and the second initialization signal line INT1 are connected, and both are configured to provide the initialization signal Vinit to the pixel unit 100 , that is, the first initialization signal line INT1 and the second initialization signal line INT2 Both are called initialization signal lines INT, the first initialization signal Vinit1 and the second initialization signal Vinit2 are equal, and both are Vinit.
- the driving transistor T1 is electrically connected to the light-emitting element 100b, and outputs a driving current under the control of the scan signal SCAN, the data signal DATA, the first voltage signal VDD, the second voltage signal VSS and other signals to drive the light-emitting element 100b glow.
- the light emitting element 100b includes an organic light emitting diode (OLED), and the light emitting element 100b emits red light, green light, blue light, or white light, etc. under the driving of its corresponding pixel circuit 100a.
- OLED organic light emitting diode
- one pixel includes a plurality of pixel units.
- One pixel may include a plurality of pixel units that emit light of different colors.
- one pixel includes a pixel unit that emits red light, a pixel unit that emits green light, and a pixel unit that emits blue light, but is not limited thereto.
- the number of pixel units included in a pixel and the light output of each pixel unit can be determined as required.
- the gate T20 of the data writing transistor T2 is connected to the gate line GT
- the first electrode T21 of the data writing transistor T2 is connected to the data line DT
- the second electrode T22 of the data writing transistor T2 is connected to the data line DT.
- the first pole T11 of the driving transistor T1 is connected.
- the pixel circuit 100a further includes a threshold compensation transistor T3, the gate T30 of the threshold compensation transistor T3 is connected to the gate line GT, and the first electrode T31 of the threshold compensation transistor T3 is connected to the second electrode T12 of the driving transistor T1 The second pole T32 of the threshold compensation transistor T3 is connected to the gate T10 of the driving transistor T1.
- the display panel further includes an emission control signal line EML
- the pixel circuit 100a further includes a first emission control transistor T4 and a second emission control transistor T5, and the gate T40 of the first emission control transistor T4 is connected to the emission control transistor T4.
- the signal line EML is connected, the first pole T41 of the first light-emitting control transistor T4 is connected to the first power supply line PL1, and the second pole T42 of the first light-emitting control transistor T4 is connected to the first pole T11 of the driving transistor T1;
- the gate T50 of the transistor T5 is connected to the light-emitting control signal line EML, the first electrode T51 of the second light-emitting control transistor T5 is connected to the second electrode T12 of the driving transistor T1, and the second electrode T52 of the second light-emitting control transistor T5 is connected to the light-emitting element.
- the first pole E1 of 100b is connected.
- the first reset transistor T6 is connected to the gate T10 of the driving transistor T1, and is configured to reset the gate of the driving transistor T1
- the second reset transistor T7 is connected to the first electrode E1 of the light-emitting element 100b, and is configured to reset the first pole E1 of the light-emitting element 100b.
- the first initialization signal line INT1 is connected to the gate of the driving transistor T1 through the first reset transistor T6.
- the second initialization signal line INT2 is connected to the first electrode E1 of the light emitting element 100b through the second reset transistor T7.
- first initialization signal line INT1 and the second initialization signal line INT2 are connected to receive the same initialization signal, but not limited thereto, in some embodiments, the first initialization signal line INT1 and the second initialization signal line INT2 are also Can be isolated from each other and configured to input signals separately.
- the first electrode T61 of the first reset transistor T6 is connected to the first initialization signal line INT1
- the second electrode T62 of the first reset transistor T6 is connected to the gate T10 of the driving transistor T1
- the second reset transistor T62 is connected to the gate T10 of the driving transistor T1.
- the first electrode T71 of the transistor T7 is connected to the second initialization signal line INT2
- the second electrode T72 of the second reset transistor T7 is connected to the first electrode E1 of the light emitting element 100b.
- the gate T60 of the first reset transistor T6 is connected to the first reset control signal line RST1
- the gate T70 of the second reset transistor T7 is connected to the second reset control signal line RST2.
- the first power line PL1 is configured to provide a first voltage signal VDD to the pixel circuit 100a; the pixel circuit further includes a storage capacitor Cst, and the first electrode Ca of the storage capacitor Cst is connected to the gate T10 of the driving transistor T1, The second pole Cb of the storage capacitor Cst is connected to the first power line PL1.
- the display panel further includes a second power supply line PL2, and the second power supply line PL2 is connected to the second pole 201 of the light-emitting element 100b.
- FIG. 10A shows a first node N1, a second node N2, a third node N3 and a fourth node N4.
- a capacitance is formed between the first node N1 and the conductive line L1
- the conductive line L1 and the fourth node N4 form a capacitance
- the conductive line L1 and the first node N1 and The fourth nodes N4 are respectively coupled, thereby causing a difference in brightness, forming display defects such as forming streaks (Mura), and affecting the display quality.
- Mura forming streaks
- the pixel circuit includes a driving transistor T1, and the driving transistor includes a gate electrode T10.
- the second electrode Cb of the storage capacitor Cst has an opening OPN1
- one end of the connection electrode CE1 is connected to the gate T10 of the driving transistor T1 through the opening OPN1.
- the connection electrode CE1 may also be referred to as a first gate signal line SL1.
- the first gate signal line SL1 is connected to the gate T10 of the driving transistor T1.
- the first gate signal line SL1 is connected to the second gate signal line SL2.
- the gate T10 of the driving transistor T1, the first gate signal line SL1, and the second gate signal line SL2 constitute a gate signal portion PT1.
- the potential on the gate signal portion PT1 is the same.
- the second gate signal line SL2 may not be provided.
- the gate T10 of the driving transistor T1 and the first gate signal line SL1 constitute the gate signal portion PT1.
- the second gate signal line SL2 is the second pole T62 of the first reset transistor T6.
- the display panel provided by the embodiments of the present disclosure provides shield electrodes SE and a constant voltage line L0 configured to provide a constant voltage to the pixel circuit.
- the shielding electrode SE is connected to the constant voltage line L0, so that the voltage on the shielding electrode SE is stable, which can play a shielding role and prevent the conductive line L1 from affecting the potential on the gate signal portion PT1.
- the orthographic projection of the first gate signal line SL1 on the base substrate BS falls within the orthographic projection of the shield electrode SE on the base substrate BS.
- the orthographic projection of the first gate signal line SL1 on the base substrate BS completely falls into the shielding electrode SE on the base substrate BS. in the orthographic projection.
- the distance between the orthographic projection of the first gate signal line SL1 on the base substrate BS and the boundary of the orthographic projection of the shield electrode SE on the base substrate BS is greater than or is equal to 1.75 ⁇ m. Since the area occupied by the pixel unit is limited, the distance that the shielding electrode SE exceeds the first gate signal line SL1 may be limited. For example, in some embodiments, in order to obtain a better shielding effect, the distance between the orthographic projection of the first gate signal line SL1 on the base substrate BS and the boundary of the orthographic projection of the shielding electrode SE on the base substrate BS is greater than or equal to 2.33 ⁇ m.
- the display panel further includes a stopper BK, which is connected to the first power line PL1, and the threshold compensation transistor T3 includes a first channel CN1 and a second channel CN2, the first channel CN1 and the second channel CN1
- the channel CN2 is connected by the conductive connection CP; the orthographic projection of the stopper BK on the base substrate BS at least partially overlaps the orthographic projection of the conductive connection CP of the threshold compensation transistor T3 on the base substrate BS.
- the block BK of the pixel unit in the adjacent column is used to block the conductive connection portion CP of the threshold compensation transistor T3 of the pixel unit in this column.
- the second gate signal line SL2 is connected to the first gate signal line SL1, and the second gate signal line SL2 is in the substrate
- the orthographic projection on the substrate BS falls within the orthographic projection of the stopper BK on the base substrate BS.
- the boundary of the orthographic projection of the stopper BK on the base substrate BS exceeds the boundary of the orthographic projection of the second gate signal line SL2 on the base substrate BS.
- the distance by which the boundary of the orthographic projection of the stopper BK on the base substrate BS exceeds the boundary of the orthographic projection of the second gate signal line SL2 on the base substrate BS is greater than or equal to 1.75 ⁇ m.
- the distance by which the boundary of the orthographic projection of the stopper BK on the base substrate BS exceeds the boundary of the orthographic projection of the second gate signal line SL2 on the base substrate BS is greater than or equal to 2.33 ⁇ m.
- the shielding electrode SE can also be used to replace the function of the stopper BK, or the orthographic projection of the second gate signal line SL2 on the base substrate BS both falls into the stopper BK on the base substrate The orthographic projection on BS also falls within the orthographic projection of the shield electrode SE on the base substrate BS.
- the materials of the first gate signal line SL1 and the second gate signal line SL2 are different.
- the material of the first gate signal line SL1 includes metal
- the material of the second gate signal line SL2 includes a conductive material formed by conducting semiconductor material.
- the first power supply line PL1 is used as the constant voltage line L0.
- the first initialization signal line INT1 may also be used as a constant voltage line or the second initialization signal line INT2 may be used as a constant voltage line.
- the constant voltage line L0 are not limited to the first power supply line PL1, the first initialization signal line INT1 and the second initialization signal line INT2, as long as the signal lines supplying a constant voltage in the pixel circuit can be used as the constant voltage line L0.
- the embodiments of the present disclosure are described by taking the first power supply line PL1 as the constant voltage line L0 as an example, and in the case of using a signal line other than the first power supply line PL1 that provides a constant voltage as the constant voltage line L0, the shielding can be adjusted
- the electrode SE is shaped so that it is connected to the signal line supplying the constant voltage.
- the shield electrode SE is connected to the constant voltage line L0 through the via hole H21.
- the constant voltage line L0 may be located in the third conductive layer LY3, and the via hole H21 may penetrate through the fourth insulating layer ISL4 and the fifth insulating layer ISL5.
- a buffer layer BL is provided on the base substrate BS, an isolation layer BR is provided on the buffer layer BL, an active layer LY0 is provided on the isolation layer BR, and a first insulating layer ISL1 is provided on the active layer LY0
- the first conductive layer LY1 is provided on the first insulating layer ISL1
- the second insulating layer ISL2 is provided on the first insulating layer LY1
- the second conductive layer LY2 is provided on the second insulating layer ISL2
- the second conductive layer LY2 is provided on
- the third insulating layer ISL3, a third conductive layer LY3 is provided on the third insulating layer ISL3, the third conductive layer LY3 includes a connecting electrode CE01, and the connecting electrode CE01 passes through the first insulating layer ISL1, the second insulating layer ISL2 and the third insulating layer
- the via hole H3 of the layer ISL3 is connected to the second pole T52 of the second light-emitting
- a fourth conductive layer LY4 is provided on the layer ISL5, the fourth conductive layer LY4 includes a connection electrode CE02, the connection electrode CE02 is connected to the connection electrode CE01 through the via hole H22 passing through the fourth insulating layer ISL4 and the fifth insulating layer ISL5, and the fourth conductive layer
- a sixth insulating layer ISL6 is provided on LY4, and the light emitting element 100b (second light emitting element 30) is connected to the connecting electrode CE02 through a via hole H31 (as shown in FIG. 10D and FIG. 10E ) passing through the sixth insulating layer ISL6.
- the light-emitting element 100b includes a first electrode E1, a second electrode E2, and a light-emitting functional layer FL between the first electrode E1 and the second electrode E2.
- the connection element CE0 includes a connection electrode CE01 and a connection electrode CE02.
- connection electrode CE1 is connected to the gate T10 of the driving transistor T1 through the via hole H1, and the other end of the connection electrode CE1 is connected to the second electrode T62 of the first reset transistor T6 through the via hole H2.
- One end of the connection electrode CE2 is connected to the first initialization signal line INT1 through the via hole H4, and the other end of the connection electrode CE2 is connected to the first electrode T61 of the first reset transistor T6 through the via hole H5.
- One end of the connection electrode CE3 is connected to the second initialization signal line INT2 through the via hole H6, and the other end of the connection electrode CE3 is connected to the first electrode T71 of the second reset transistor T7 through the via hole H7.
- the first power line PL1 is connected to the first pole T41 of the first light-emitting control transistor T4 through the via hole H8.
- the first power line PL1 is connected to the second pole Cb of the storage capacitor Cst through the via hole H9.
- the first power line PL1 is connected to the block BK through the via hole Hk.
- the data line DT is connected to the first electrode T21 of the data writing transistor T2 through the via hole H0.
- a self-alignment process is used to conduct conductorization treatment on the semiconductor pattern layer using the first conductive layer LY1 as a mask.
- the semiconductor pattern layer may be formed by patterning a semiconductor thin film.
- the semiconductor pattern layer is heavily doped by ion implantation, so that the part of the semiconductor pattern layer that is not covered by the first conductive layer LY1 is conductive, and the source region (the first electrode T11 ) and the drain electrode of the driving transistor T1 are formed region (the second electrode T12), the source region (the first electrode T21) and the drain region (the second electrode T22) of the data writing transistor T2, the source region (the first electrode T31) and the drain region of the threshold compensation transistor T3
- the part of the semiconductor pattern layer covered by the first conductive layer LY1 retains semiconductor characteristics, forming the channel region of the driving transistor T1, the channel region of the data writing transistor T2, the channel region of the threshold compensation transistor T3, and the first light-emitting control transistor T4 , the channel region of the second light emission control transistor T5, the channel region of the first reset transistor T6, and the channel region of the second reset transistor T7. For example, as shown in FIG.
- the second electrode T72 of the second reset transistor T7 and the second electrode T52 of the second light-emitting control transistor T5 are integrally formed; the first electrode T51 of the second light-emitting control transistor T5 and the first electrode T51 of the driving transistor T1
- the diode T12 and the first electrode T31 of the threshold compensation transistor T3 are integrally formed; the first electrode T11 of the driving transistor T1, the second electrode T22 of the data writing transistor T2, and the second electrode T42 of the first light-emitting control transistor T4 are integrally formed;
- the second pole T32 of the threshold compensation transistor T3 and the second pole T62 of the first reset transistor T6 are integrally formed.
- the first electrode T71 of the second reset transistor T7 and the first electrode T61 of the first reset transistor T6 may be integrally formed.
- the channel region of the transistor used in the embodiments of the present disclosure may be single crystal silicon, polysilicon (eg, low temperature polysilicon), or metal oxide semiconductor material (eg, IGZO, AZO, etc.).
- the transistors are all P-type low temperature polysilicon (LTPS) thin film transistors.
- the threshold compensation transistor T3 and the first reset transistor T6 directly connected to the gate of the driving transistor T1 are metal-oxide-semiconductor thin-film transistors, that is, the channel material of the transistors is a metal-oxide-semiconductor material (such as IGZO , AZO, etc.), the metal oxide semiconductor thin film transistor has a lower leakage current, which can help reduce the gate leakage current of the driving transistor T1.
- the transistors employed in the embodiments of the present disclosure may include various structures, such as a top-gate type, a bottom-gate type, or a double-gate structure.
- the threshold compensation transistor T3 and the first reset transistor T6 directly connected to the gate of the driving transistor T1 are dual-gate thin film transistors, which can help reduce the gate leakage current of the driving transistor T1.
- the display panel further includes a pixel definition layer PDL and a spacer PS.
- the pixel definition layer PDL has an opening OPN, and the opening OPN is configured to define a light emitting area (light emitting area, effective light emitting area) of the pixel unit.
- the spacer PS is configured to support the fine metal mask when the light emitting functional layer FL is formed.
- the opening OPN is the light emitting area of the pixel unit.
- the light emitting functional layer FL is located on the first electrode E1 of the light emitting element 100b, and the second electrode E2 of the light emitting element 100b is located on the light emitting functional layer FL.
- the encapsulation layer CPS includes a first encapsulation layer CPS1, a second encapsulation layer CPS2 and a third encapsulation layer CPS3.
- the first encapsulation layer CPS1 and the third encapsulation layer CPS3 are inorganic material layers
- the second encapsulation layer CPS2 is an organic material layer.
- the first electrode E1 is the anode of the light-emitting element 100b
- the second electrode E2 is the cathode of the light-emitting element 100b, but it is not limited thereto.
- the orthographic projection of the stopper BK on the base substrate BS partially overlaps with the orthographic projection of the second gate signal line SL2 on the base substrate BS, and the shield electrode SE is on the base substrate BS.
- the orthographic projection on the BS partially overlaps the orthographic projection of the first gate signal line SL1 on the base substrate BS, so that the stopper BK and the shielding electrode SE jointly play a shielding role for the gate signal portion PT1.
- the block BK may not be provided, or the orthographic projection of the block BK on the base substrate BS does not overlap with the orthographic projection of the second gate signal line SL2 on the base substrate BS .
- the stopper BK on the left extends to the pixel unit on the left side of the pixel unit shown in the figure, and blocks the conductive connection part CP of the threshold compensation transistor T3, while the right side
- the block BK is extended from the block BK connected to the pixel unit on the right side of the pixel unit shown in the figure.
- the channel of each transistor and the first and second electrodes on both sides of the channel are located in the active layer LY0; the first reset control signal line RST1, the gate line GT, the gate of the driving transistor
- the pole T10 (the first pole Ca of the storage capacitor Cst), the light-emitting control signal line EML and the second reset control signal line RST2 are located in the first conductive layer LY1; the first initialization signal line INT1, the second pole Cb of the storage capacitor Cst, the first The second initialization signal line INT2 is located in the second conductive layer LY2;
- the data line DT, the first power supply line PL1, the connection electrode CE1, the connection electrode CE2, the connection electrode CE3, and the connection electrode CE01 are located in the third conductive layer LY3;
- the shield electrode SE is located in the fourth Conductive layer LY4.
- the first initialization signal line INT1, the first reset control signal line RST1, the gate line GT, the light emission control signal line EML, the second initialization signal line INT2 and the second reset control signal line RST2 are The first direction X extends. As shown in FIG. 10B and FIG. 10D , both the data line DT and the first power line PL1 extend along the second direction Y.
- the orthographic projection of the element A on the base substrate BS falls within the orthographic projection of the element B on the base substrate BS means that the orthographic projection of the element A on the base substrate BS completely falls into the element B is within the orthographic projection of element A on the underlying substrate BS, that is, the orthographic projection of element A on the underlying substrate BS covers the orthographic projection of element B on the underlying substrate BS, the orthographic projection of element A on the underlying substrate BS.
- the area is less than or equal to the area of the orthographic projection of the element B on the base substrate BS.
- each pixel circuit 100a is provided with any one of the shield electrodes SE as previously described. That is, whether it is the first pixel circuit 10 of the first pixel unit 101 or the second pixel circuit 20 of the second pixel unit 102 , any shielding electrode SE as described above is provided.
- the first pixel circuit 10 of the first pixel unit 101 includes a shielding electrode SE
- the second pixel circuit 20 of the second pixel unit 102 includes a shielding electrode SE.
- the shielding electrode SE may also adopt other forms.
- the transistors in the pixel circuits of the embodiments of the present disclosure are all thin film transistors.
- the first conductive layer LY1, the second conductive layer LY2, the third conductive layer LY3, and the fourth conductive layer LY4 are all made of metal materials.
- the first conductive layer LY1 and the second conductive layer LY2 are formed of metal materials such as nickel and aluminum, but are not limited thereto.
- the third conductive layer LY3 and the fourth conductive layer LY4 are formed of materials such as titanium, aluminum, etc., but are not limited thereto.
- the third conductive layer LY3 and the fourth conductive layer LY4 are structures formed by three sub-layers of Ti/AL/Ti, respectively, but not limited thereto.
- a glass substrate or a polyimide substrate can be used as the base substrate, but it is not limited thereto, and can be selected as required.
- the buffer layer BL, the isolation layer BR, the first insulating layer ISL1, the second insulating layer ISL2, the third insulating layer ISL3, the fourth insulating layer IS4, the fifth insulating layer ISL5, and the sixth insulating layer ISL6 are all made of insulating materials .
- the materials of the first electrode E1 and the second electrode E2 of the light-emitting element can be selected as required.
- the first electrode E1 may use at least one of transparent conductive metal oxide and silver, but is not limited thereto.
- the transparent conductive metal oxide includes, but is not limited to, indium tin oxide (ITO).
- ITO indium tin oxide
- the first pole E1 may adopt a structure in which three sub-layers of ITO-Ag-ITO are provided.
- the second electrode E2 may be a metal with low work function, and at least one of magnesium and silver may be used, but it is not limited thereto.
- the display panel provided by at least one embodiment of the present disclosure may be fabricated by the following method.
- the buffer layer BL and the isolation layer BR are formed on the base substrate BS.
- a semiconductor thin film is formed on the isolation layer BR.
- a first insulating film is formed on the semiconductor pattern layer.
- a first conductive film is formed on the first insulating film, and the first conductive film is patterned to form the first conductive layer LY1.
- a second insulating film is formed on the first conductive layer LY1.
- a second conductive film is formed on the second insulating layer ISL2, and the second conductive film is patterned to form the second conductive layer LY2.
- a third insulating film is formed on the second conductive layer LY2.
- At least one of the first insulating film, the second insulating film, and the third insulating film is patterned, and the first insulating layer ISL1, the second insulating layer ISL2, and the third insulating layer ISL3 are formed while forming the via hole.
- a third conductive film is formed, and the third conductive film is patterned to form a third conductive layer LY3.
- Each component in the third conductive layer LY3 is connected to the element located under it through the via hole through the via hole.
- a fourth conductive film is formed, and the fourth conductive film is patterned to form a fourth conductive layer LY4.
- At least one insulating layer is formed and at least one transparent conductive layer is formed, and the transparent conductive layer includes conductive lines L1.
- the first electrode E1 of the light-emitting element is formed.
- the light-emitting functional layer FL is formed.
- the base substrate BS has a first display region R1 and a second display region R2, the first display region R1 is located on at least one side of the second display region R2, and the pixel unit includes a first pixel unit and a second display region R2.
- the pixel circuit and the light-emitting element of the first pixel unit are located in the first display area
- the pixel circuit of the second pixel unit is located in the first display area
- the light-emitting element of the second pixel unit is located in the second display area
- the second pixel unit is located in the second display area.
- the pixel circuit of the pixel unit is connected to the light-emitting element of the second pixel unit through the conductive line L1.
- FIG. 11 is a schematic diagram of a display panel according to an embodiment of the disclosure.
- 12A to 12C are schematic diagrams of a display panel according to another embodiment of the present disclosure.
- FIG. 13 is a schematic diagram of a display panel according to another embodiment of the present disclosure.
- 14A to 14H are schematic diagrams of display panels according to other embodiments of the present disclosure.
- the third portion DT03 of the second type of data line is located on the fourth conductive layer LY4.
- Some of the first pixel circuits 10 and/or some of the second pixel circuits 20 in the display panel provided by some embodiments of the present disclosure are shown in FIG. 11 .
- the display substrate shown in FIG. 11 may not be provided with the shield electrode SE.
- the display panel shown in FIG. 12A has the shape of the shield electrode SE adjusted.
- the orthographic projection of the gate T10 of the driving transistor T1 on the base substrate BS falls into the positive direction of the shielding electrode SE on the base substrate BS. within the projection.
- the shielding electrode SE can be set in different shapes as required.
- the display panel shown in FIG. 12A compared with the display panel shown in FIG. 11, is provided with the first initialization signal line INT1 and the second initialization signal line INT2 which are not connected to be configured to apply signals, respectively.
- the first initialization signal line INT1 of the pixel circuit of the previous row is the second initialization signal line INT2 of the pixel circuit of the next row, and the first initialization signal line INT1 and the second initialization signal line INT2 are inputted with the same Take the initialization signal as an example.
- the setting method of the initialization signal line can be adjusted as required.
- the third portion DT04 is disposed on the fourth conductive layer LY4 instead of the second conductive layer LY2, which facilitates the placement of the first conductive layer shown in FIG. 12A in the second conductive layer LY2.
- FIG. 12B shows the first pixel unit 10, and the plurality of conductive lines L1 pass through the first pixel unit 10, that is, the orthographic projection of the plurality of conductive lines L1 on the base substrate and the first pixel unit 10 on the base substrate The orthographic portion of the overlap.
- the number of the conductive lines L1 overlapping the first pixel unit 10 is not limited to that shown in the drawings.
- FIG. 12C shows the second pixel unit 20 to which a conductive line L1 is connected.
- the conductive line L1 is connected to the second pixel unit 20 through a via hole H31 penetrating the insulating layer.
- at least one conductive line L1 passes through the second pixel unit 20 and is not connected to the second pixel unit 20 , that is, the orthographic projection of some conductive lines L1 on the base substrate is in the second pixel unit 20 .
- the orthographic projections on the base substrate partially overlap.
- the number of the conductive lines L1 overlapping the second pixel unit 20 is not limited to that shown in the drawings.
- the orthographic projection of the third portion DT03 on the base substrate BS does not overlap with the orthographic projection of the conductive line L1 on the base substrate BS, so as to reduce the overlap between the signal lines and improve the A defect caused by thinning or disconnection of the conductive line L1 caused by the overlapping of the conductive line L1 with the structure in the fourth conductive layer LY4.
- the size of the pixel circuit may be compressed in the second direction Y, so that there is space for disposing the third portion DT03 that does not overlap with the conductive line L1, but it is not limited thereto. In the display panel provided by the embodiments of the present disclosure, the size of the pixel circuit in the second direction Y is not limited.
- the orthographic projection of the conductive line L1 on the base substrate BS partially overlaps the orthographic projection of the pixel circuit of the first pixel unit on the base substrate BS.
- the first initialization signal line INT1 and the second initialization signal line INT2 are connected to each other and the same initialization signal is input as an example.
- two different initialization signal lines may be provided.
- the display panel further includes a first initialization signal line INT1 and a second initialization signal line INT2 .
- the pixel circuit 100 a further includes a first reset transistor T6 and the second reset transistor T7, the first reset transistor T6 is connected to the gate of the driving transistor T1, and is configured to reset the gate of the driving transistor T1, and the second reset transistor T7 is connected to the first pole E1 of the light-emitting element 100b, And configured to reset the first pole E1 of the light-emitting element 100b, the first initialization signal line INT1 is connected to the gate of the driving transistor T1 through the first reset transistor T6, and the second initialization signal line INT2 is connected to the light-emitting element through the second reset transistor T7.
- the first pole E1 of the element 100b is connected.
- the first initialization signal line INT1 and the second initialization signal line INT2 are not connected to be configured to apply signals, respectively.
- Adjusting the third part DT04 to the fourth conductive layer LY4 is advantageous for setting the initialization signal lines for the first reset transistor T6 and the second reset transistor T7 respectively. That is, two connected first initialization signal lines INT1 and second initialization signal lines INT2 are provided.
- the third portion DT03 passes through the plurality of first pixel units 10 along the first direction X. As shown in FIG. 13 , the third portion DT03 only shows part of the structure.
- the data line DT is shown on the left part of the center line a0 of the display panel, and the data line DT is not shown on the right part of the center line a0 of the display panel for clarity of illustration.
- the line extending in the first direction X and overlapping the via hole indicated by the black circle is the third portion DT03, while the line extending in the first direction X and not being indicated by the black circle is the third portion DT03
- the lines where the vias overlap are dummy lines DMY.
- the shield electrode is not shown in FIG. 14H, and the shield electrode may be located in a rectangular area where the horizontal line intersects the vertical line.
- At least one shield electrode can be arranged in a rectangular area. At least one row of pixel units may be arranged between two adjacent horizontal lines in the second direction Y.
- one shield electrode SE may correspond to one pixel circuit.
- the shield electrode SE in FIGS. 14A to 14G can be regarded as a pixel circuit.
- the third portion DT03 of the second-type data line DTn is located on the fourth conductive layer LY4, so as to reduce the load.
- the shield electrode SE and the third portion DT03 of the second type of data line DTn are located on the fourth conductive layer LY4.
- the shielding electrode SE reference may be made to the previous description, which will not be repeated here.
- FIG. 14B a plurality of third parts DT03 are distributed in the display panel.
- a plurality of pixel units or rows of pixel units are separated between adjacent third portions DT03 in the second direction Y.
- FIG. 14B illustrates by taking eight pixel units or eight rows of pixel units between adjacent third parts DT03 in the second direction Y as an example. The number of spaced pixel units can be set by those skilled in the art as required.
- the third portion DT03 located on the left side of the center line a0 of the display panel and the third portion DT03 located on the right side of the center line a0 of the display panel are symmetrically arranged with respect to the center line a0 of the display panel.
- the display panel shown in FIG. 14C has a third part DT03 located on the left side of the center line a0 of the display panel and a third part DT03 located on the right side of the center line a0 of the display panel.
- the second direction Y is staggered.
- the display panel shown in FIG. 14D is provided with a dummy line DMY, and the size of the third part DT03 in the first direction X is increased.
- the display panel shown in FIG. 14E increases the size of the third part DT03 in the first direction X.
- the display panel shown in FIG. 14F is provided with a dummy line DMY, and the size of the third part DT03 in the first direction X is increased.
- the display panel shown in FIG. 14G and the display panel shown in FIG. 14A are provided with a dummy line DMY, and the size of the third part DT03 in the first direction X is increased.
- the display panel shown in FIG. 14H and the display panel shown in FIG. 14C are provided with a dummy line DMY, and the size of the third part DT03 in the first direction X is increased.
- the third portion DT03 does not exceed the center line a0.
- the embodiment of the present disclosure is not limited to this, as long as different third parts DT03 are not connected.
- the third portion DT03 exceeds the center line a0 of the display panel.
- different numbers of pixel units may be spaced between two adjacent third portions DT03 in the second direction Y.
- the embodiment of the present disclosure does not limit the number of pixel units spaced between two adjacent third portions DT03 in the second direction Y.
- the embodiments of the present disclosure also do not limit the number of pixel units spaced between the first portions DT01 of adjacent second-type data lines DTn.
- the following situation is taken as an example for description: for the second type of data line DTn, the closer the second part DT02 is to the center line a0, the third part DT03 is located between the first part DT01 and the second part DT03.
- the length of the part between the two via holes connected by the part DT02 is longer.
- the connection method can adjust the connection method as needed.
- the second type of data line DTn the closer the second part DT02 is to the center line a0, the third part DT03 is located between it and the first part.
- the length of the part between the two vias where DT01 and the second part DT02 are connected is shorter.
- At least one embodiment of the present disclosure provides a display device including any of the above-mentioned display panels.
- FIGS. 15A and 15B are schematic diagrams of a display device according to an embodiment of the present disclosure.
- the photosensitive sensor SS is located on one side of the display panel DS and located in the second display area R2 .
- the ambient light can be sensed by the photosensitive sensor SS through the second display region R2.
- the side of the display panel on which the photosensitive sensor SS is not provided is the display side, and an image can be displayed.
- the display device is a full-screen display device with an under-screen camera.
- the display device includes an OLED or a product including an OLED.
- the display device includes any product or component with a display function, such as a TV, a digital camera, a mobile phone, a watch, a tablet computer, a notebook computer, a navigator, etc., which contain the above-mentioned display panel.
- FIG. 16 is an operation timing diagram of the pixel circuit shown in FIG. 10A .
- the driving method of the pixel unit includes a first reset phase t1, data writing and threshold compensation, a second reset phase t2, and a light-emitting phase t3.
- the reset control signal RESET is at a low level , resets the gate of the driving transistor T1, and resets the first electrode E1 (eg, the anode) of the light-emitting element 100b when the scan signal SCAN is at a low level.
- the first electrode E1 eg, the anode
- the storage capacitor is used to hold the voltage signal, so that the potential of the signal holding terminal can be kept constant, and a voltage is formed between the gate and the source of the driving transistor, thereby controlling the driving transistor to form
- the driving current drives the light-emitting element 100b to emit light.
- the light emission control signal EM is set to be an off voltage
- the reset control signal RESET is set to be an on voltage
- the scan signal SCAN is set to an off voltage.
- the light emission control signal EM is set as the off voltage
- the reset control signal RESET is set as the off voltage
- the scan signal SCAN is set as the on voltage.
- the light-emitting control signal EM is set to be the ON voltage
- the reset control signal RESET is set to be the OFF voltage
- the scan signal SCAN is set to be the OFF voltage.
- the first voltage signal ELVDD and the second voltage signal ELVSS are both constant voltage signals, for example, the initialization signal Vinit is between the first voltage signal ELVDD and the second voltage signal ELVSS.
- the turn-on voltage in the embodiments of the present disclosure refers to a voltage that can turn on the first and second electrodes of a corresponding transistor
- the turn-off voltage refers to a voltage that can turn off the first and second electrodes of the corresponding transistor.
- the turn-on voltage is a low voltage (eg, 0V)
- the turn-off voltage is a high voltage (eg, 5V)
- the turn-on voltage is a high voltage (eg, 5V)
- the turn-off voltage is high.
- the voltage is a low voltage (eg, 0V).
- the driving waveforms shown in FIG. 16 are all described by taking a P-type transistor as an example.
- the turn-on voltage is a low voltage (eg, 0V)
- the turn-off voltage is a high voltage (eg, 5V), but not limited thereto.
- the first reset transistor T6 transmits the first initialization signal (initialization voltage Vinit) Vinit1 to the gate of the drive transistor T1 and is stored by the storage capacitor Cst, resets the drive transistor T1 and erases the data stored in the last (last frame) light emission .
- the light emission control signal EM is the off voltage
- the reset control signal RESET is the off voltage
- the scan signal SCAN is the on voltage.
- the data writing transistor T2 and the threshold compensation transistor T3 are in the conducting state
- the second reset transistor T7 is in the conducting state
- the second reset transistor T7 transmits the second initialization signal (initialization voltage Vinit) Vinit2 to the light-emitting element 100b
- the first pole E1 to reset the light emitting element 100b.
- the first light-emitting control transistor T4, the second light-emitting control transistor T5, and the first reset transistor T6 are in an off state.
- the data writing transistor T2 transmits the data voltage VDATA to the first pole of the driving transistor T1, that is, the data writing transistor T2 receives the scan signal SCAN and the data voltage VDATA and transmits the data voltage VDATA to the first pole of the driving transistor T1 according to the scan signal SCAN Write data voltage VDATA.
- the threshold compensation transistor T3 is turned on to connect the driving transistor T1 into a diode structure, thereby charging the gate of the driving transistor T1.
- the gate voltage of the driving transistor T1 is VDATA+Vth, where VDATA is the data voltage, and Vth is the threshold voltage of the driving transistor T1, that is, the threshold compensation transistor T3 receives the scan signal SCAN and adjusts the driving transistor according to the scan signal SCAN.
- the gate voltage of T1 performs threshold voltage compensation. At this stage, the voltage difference across the storage capacitor Cst is ELVDD-VDATA-Vth.
- the light-emitting control signal EM is the turn-on voltage
- the reset control signal RESET is the turn-off voltage
- the scan signal SCAN is the turn-off voltage.
- the first light emission control transistor T4 and the second light emission control transistor T5 are in an on state
- the data writing transistor T2, the threshold compensation transistor T3, the first reset transistor T6 and the second reset transistor T7 are in an off state.
- the first voltage signal ELVDD is transmitted to the first pole of the driving transistor T1 through the first light-emitting control transistor T4, the gate voltage of the driving transistor T1 is kept as VDATA+Vth, and the light-emitting current I passes through the first light-emitting control transistor T4, the driving transistor T1 and the
- the second light emission control transistor T5 flows into the light emitting element 100b, and the light emitting element 100b emits light. That is, the first light emission control transistor T4 and the second light emission control transistor T5 receive the light emission control signal EM, and control the light emitting element 100b to emit light according to the light emission control signal EM.
- the luminous current I satisfies the following saturation current formula:
- ⁇ n is the channel mobility of the driving transistor
- Cox is the channel capacitance per unit area of the driving transistor T1
- W and L are the channel width and channel length of the driving transistor T1, respectively
- Vgs is the gate and source of the driving transistor T1 The voltage difference between the poles (that is, the first pole of the driving transistor T1 in this embodiment).
- the present pixel circuit compensates the threshold voltage of the driving transistor T1 very well.
- the ratio of the duration of the light-emitting stage t3 to the display period of one frame can be adjusted.
- the light-emitting brightness can be controlled by adjusting the ratio of the duration of the light-emitting stage t3 to the display time period of one frame.
- adjusting the ratio of the duration of the light-emitting phase t3 to the display duration of one frame is achieved by controlling the scan driving circuit in the display panel or an additionally provided driving circuit.
- the embodiment of the present disclosure is not limited to the specific pixel circuit shown in FIG. 10A , and other pixel circuits that can realize compensation for the driving transistor may be used. Based on the description and teaching of the present disclosure, other arrangements that can be easily conceived by those of ordinary skill in the art without creative efforts fall within the protection scope of the present disclosure.
- the above description takes a 7T1C pixel circuit as an example, and embodiments of the present disclosure include but are not limited to this. It should be noted that the embodiments of the present disclosure do not limit the number of thin film transistors and the number of capacitors included in the pixel circuit.
- the pixel circuit of the display panel may also have a structure including other numbers of transistors, such as a 7T2C structure, a 6T1C structure, a 6T2C structure, or a 9T2C structure, which is not limited in the embodiments of the present disclosure.
- the display panel may also include pixel circuits with less than 7 transistors.
- elements located on the same layer may be processed by the same patterning process from the same film layer.
- elements located on the same layer may be located on a surface of the same element remote from the base substrate.
- the patterning or patterning process may include only a photolithography process, or may include a photolithography process and an etching step, or may include other processes for forming predetermined patterns such as printing and inkjet.
- the lithography process refers to the process of film formation, exposure, development, etc., using photoresist, mask, exposure machine, etc. to form patterns.
- Corresponding patterning processes may be selected according to the structures formed in the embodiments of the present disclosure.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Inorganic Chemistry (AREA)
- Chemical & Material Sciences (AREA)
- Physics & Mathematics (AREA)
- Sustainable Development (AREA)
- Life Sciences & Earth Sciences (AREA)
- Theoretical Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Geometry (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
- Electroluminescent Light Sources (AREA)
Abstract
Description
Claims (19)
- 一种显示面板,包括:衬底基板;像素单元,位于所述衬底基板上,包括像素电路和发光元件,所述像素电路配置为驱动所述发光元件,所述像素电路包括驱动晶体管和数据写入晶体管,所述驱动晶体管和所述数据写入晶体管相连;数据线,与所述数据写入晶体管相连;所述数据线包括多条第一类型的数据线和多条第二类型的数据线,所述多条第一类型的数据线沿第一方向排列,所述第一类型的数据线沿第二方向延伸,所述第一方向与所述第二方向相交,所述第二类型的数据线包括第一部分、第二部分和第三部分,所述第一部分和所述第二部分通过所述第三部分相连,所述第一部分和所述第二部分均沿所述第二方向延伸,所述第三部分沿所述第一方向延伸,所述第三部分和所述第二部分位于不同的层,所述第三部分和所述第一部分位于不同的层,所述第一部分比所述第三部分更靠近所述衬底基板,并且,所述第二部分比所述第三部分更靠近所述衬底基板。
- 根据权利要求1所述的显示面板,其中,所述第三部分在所述第一方向上的尺寸大于或等于所述第一部分和所述第二部分在所述第一方向上的最短距离。
- 根据权利要求1或2所述的显示面板,还包括多条虚设线,其中,所述多条虚设线、以及所述第二类型的数据线的所述第三部分位于同一层。
- 根据权利要求3所述的显示面板,其中,所述第三部分设置为多个,所述多条虚设线和所述多个第三部分在所述显示面板中均匀设置。
- 根据权利要求3或4所述的显示面板,其中,所述虚设线的延伸方向与所述第三部分的延伸方向相同。
- 根据权利要求3-5任一项所述的显示面板,其中,所述虚设线连接至恒压线。
- 根据权利要求6所述的显示面板,其中,所述恒压线包括第一电源线、第二电源线、初始化信号线至少之一。
- 根据权利要求6所述的显示面板,还包括多条虚设数据线,其中,所述多条虚设数据线、所述第二类型的数据线的所述第一部分、以及所述第二类型的数据线的所述第二部分均位于同一层。
- 根据权利要求1-8任一项所述的显示面板,还包括第一初始化信号线和第二初始化信号线,其中,所述像素电路还包括第一复位晶体管和第二复位晶体管,所述第一复位晶体管与所述驱动晶体管的栅极相连,并配置为对所述驱动晶体管的栅极进行复位,所述第二复位晶体管与所述发光元件的第一极相连,并配置为所述对发光元件的第一极进行复位,所述第一初始化信号线通过所述第一复位晶体管与所述驱动晶体管的栅极相连,所述第二初始化信号线通过所述第二复位晶体管与所述发光元件的第一极相连,所述第一初始化信号线和所述第二初始化信号线不相连以被被配置为分别施加信号。
- 根据权利要求1-9任一项所述的显示面板,其中,所述第三部分位于在所述第二方向上相邻的两个像素单元的像素电路之间。
- 根据权利要求1-10任一项所述的显示面板,其中,所述第三部分设置为多个,所述多个第三部分在所述显示面板中分散设置。
- 根据权利要求11所述的显示面板,其中,两个相邻第三部分在所述第二方向上的距离大于或等于两个像素单元在所述第二方向上的尺寸之和。
- 根据权利要求11或12所述的显示面板,其中,所述多个第三部分在所述显示面板的在所述第二方向上的至少一半的尺寸内均匀设置。
- 根据权利要求1-13任一项所述的显示面板,其中,所述衬底基板具有第一显示区和第二显示区,所述第一显示区位于所述第二显示区的至少一侧,所述像素单元包括第一像素单元和第二像素单元,所述第一像素单元的像素电路和发光元件均位于所述第一显示区,所述第二像素单元的所述像素电路位于所述第一显示区,所述第二像素单元的所述发光元件位于所述第二显示区,所述第二像素单元的所述像素电路通过导电线与所述第二像素单元的所述发光元件相连,所述第三部分在所述衬底基板上的正投影与所述导电线在所述衬底基板上的正投影不交叠。
- 根据权利要求14所述的显示面板,其中,所述导电线在所述衬底基板上的正投影与所述第一像素单元的所述像素电路在所述衬底基板上的正投影部分交叠。
- 根据权利要求1-15任一项所述的显示面板,其中,所述多条第一类型的数据线和所述多条第二类型的数据线的所述第一部分间隔排布。
- 根据权利要求1-16任一项所述的显示面板,其中,所述第二类型的数据线还包括第四部分和第五部分,所述第四部分沿所述第二方向延伸,所述第五部分沿所述第一方向延伸,所述第一部分和所述第四部分通过所述第五部分相连。
- 一种显示装置,包括根据权利要求1-17任一项所述的显示面板。
- 根据权利要求18所述的显示装置,还包括感光传感器,其中,所述感光传感器位于所述显示面板的一侧。
Priority Applications (7)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202180001043.XA CN115669275A (zh) | 2021-04-30 | 2021-04-30 | 显示面板和显示装置 |
US17/788,426 US20240169912A1 (en) | 2021-04-30 | 2021-04-30 | Display panel and display device |
KR1020237013528A KR20240004210A (ko) | 2021-04-30 | 2021-04-30 | 디스플레이 패널 및 디스플레이 장치 |
JP2023522520A JP2024517526A (ja) | 2021-04-30 | 2021-04-30 | 表示パネルおよび表示装置 |
EP21938443.5A EP4203051A4 (en) | 2021-04-30 | 2021-04-30 | DISPLAY SCREEN AND DISPLAY DEVICE |
PCT/CN2021/091345 WO2022226967A1 (zh) | 2021-04-30 | 2021-04-30 | 显示面板和显示装置 |
CN202110693170.2A CN113421906A (zh) | 2021-04-30 | 2021-06-22 | 显示面板和显示装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/CN2021/091345 WO2022226967A1 (zh) | 2021-04-30 | 2021-04-30 | 显示面板和显示装置 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2022226967A1 true WO2022226967A1 (zh) | 2022-11-03 |
Family
ID=77716129
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2021/091345 WO2022226967A1 (zh) | 2021-04-30 | 2021-04-30 | 显示面板和显示装置 |
Country Status (6)
Country | Link |
---|---|
US (1) | US20240169912A1 (zh) |
EP (1) | EP4203051A4 (zh) |
JP (1) | JP2024517526A (zh) |
KR (1) | KR20240004210A (zh) |
CN (2) | CN115669275A (zh) |
WO (1) | WO2022226967A1 (zh) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2024113713A1 (zh) * | 2022-11-28 | 2024-06-06 | 京东方科技集团股份有限公司 | 显示基板以及显示装置 |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN116018010A (zh) * | 2021-10-20 | 2023-04-25 | 京东方科技集团股份有限公司 | 显示基板及显示装置 |
CN117136641A (zh) * | 2022-01-30 | 2023-11-28 | 京东方科技集团股份有限公司 | 显示面板和显示装置 |
CN117242920A (zh) * | 2022-04-11 | 2023-12-15 | 京东方科技集团股份有限公司 | 显示基板及显示装置 |
CN117356192A (zh) * | 2022-04-27 | 2024-01-05 | 京东方科技集团股份有限公司 | 显示基板和显示装置 |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090051636A1 (en) * | 2007-08-20 | 2009-02-26 | Masataka Natori | Display device |
CN107221281A (zh) * | 2017-07-17 | 2017-09-29 | 厦门天马微电子有限公司 | 显示面板和显示装置 |
CN107993581A (zh) * | 2017-11-30 | 2018-05-04 | 武汉天马微电子有限公司 | 一种显示面板及显示装置 |
CN108447887A (zh) * | 2018-02-27 | 2018-08-24 | 上海天马微电子有限公司 | 显示面板和显示装置 |
CN111710239A (zh) * | 2020-06-17 | 2020-09-25 | 昆山国显光电有限公司 | 显示面板、显示面板的驱动方法和显示装置 |
CN111916486A (zh) * | 2020-08-27 | 2020-11-10 | 武汉天马微电子有限公司 | 显示面板及显示装置 |
CN112185302A (zh) * | 2019-07-04 | 2021-01-05 | 北京小米移动软件有限公司 | 显示器和显示装置 |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI713943B (zh) * | 2013-09-12 | 2020-12-21 | 日商新力股份有限公司 | 顯示裝置及電子機器 |
KR102483956B1 (ko) * | 2016-03-31 | 2023-01-03 | 삼성디스플레이 주식회사 | 디스플레이 장치 |
KR20210044945A (ko) * | 2019-10-15 | 2021-04-26 | 삼성디스플레이 주식회사 | 디스플레이 장치 |
-
2021
- 2021-04-30 CN CN202180001043.XA patent/CN115669275A/zh active Pending
- 2021-04-30 EP EP21938443.5A patent/EP4203051A4/en active Pending
- 2021-04-30 JP JP2023522520A patent/JP2024517526A/ja active Pending
- 2021-04-30 US US17/788,426 patent/US20240169912A1/en active Pending
- 2021-04-30 WO PCT/CN2021/091345 patent/WO2022226967A1/zh active Application Filing
- 2021-04-30 KR KR1020237013528A patent/KR20240004210A/ko active Search and Examination
- 2021-06-22 CN CN202110693170.2A patent/CN113421906A/zh active Pending
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090051636A1 (en) * | 2007-08-20 | 2009-02-26 | Masataka Natori | Display device |
CN107221281A (zh) * | 2017-07-17 | 2017-09-29 | 厦门天马微电子有限公司 | 显示面板和显示装置 |
CN107993581A (zh) * | 2017-11-30 | 2018-05-04 | 武汉天马微电子有限公司 | 一种显示面板及显示装置 |
CN108447887A (zh) * | 2018-02-27 | 2018-08-24 | 上海天马微电子有限公司 | 显示面板和显示装置 |
CN112185302A (zh) * | 2019-07-04 | 2021-01-05 | 北京小米移动软件有限公司 | 显示器和显示装置 |
CN111710239A (zh) * | 2020-06-17 | 2020-09-25 | 昆山国显光电有限公司 | 显示面板、显示面板的驱动方法和显示装置 |
CN111916486A (zh) * | 2020-08-27 | 2020-11-10 | 武汉天马微电子有限公司 | 显示面板及显示装置 |
Non-Patent Citations (1)
Title |
---|
See also references of EP4203051A4 * |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2024113713A1 (zh) * | 2022-11-28 | 2024-06-06 | 京东方科技集团股份有限公司 | 显示基板以及显示装置 |
Also Published As
Publication number | Publication date |
---|---|
CN113421906A (zh) | 2021-09-21 |
JP2024517526A (ja) | 2024-04-23 |
KR20240004210A (ko) | 2024-01-11 |
US20240169912A1 (en) | 2024-05-23 |
EP4203051A4 (en) | 2024-01-17 |
CN115669275A (zh) | 2023-01-31 |
EP4203051A1 (en) | 2023-06-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP7359701B2 (ja) | 表示パネルおよび表示装置 | |
WO2022068152A1 (zh) | 显示面板和显示装置 | |
WO2022226967A1 (zh) | 显示面板和显示装置 | |
WO2021239061A1 (zh) | 显示面板及显示装置 | |
CN112309332B (zh) | 像素电路及其驱动方法、显示基板和显示面板 | |
WO2022056907A1 (zh) | 显示基板及显示装置 | |
US20220406257A1 (en) | Pixel circuit, display substrate, display panel, and display device | |
WO2021189335A1 (zh) | 显示面板和显示装置 | |
WO2022226994A1 (zh) | 显示面板和显示装置 | |
WO2022141681A1 (zh) | 显示面板和显示装置 | |
WO2022087821A1 (zh) | 显示面板及其驱动方法和显示装置 | |
US20240206226A1 (en) | Display substrate and display panel | |
WO2022174420A1 (zh) | 显示面板和显示装置 | |
WO2023035138A9 (zh) | 显示面板和显示装置 | |
WO2023039721A1 (zh) | 显示面板和显示装置 | |
WO2023142105A1 (zh) | 显示面板和显示装置 | |
US20240038163A1 (en) | Display Substrate and Preparation Method thereof, and Display Apparatus | |
WO2023016335A1 (zh) | 显示基板及显示装置 | |
WO2024113224A1 (zh) | 显示面板和显示装置 | |
US20240164156A1 (en) | Display Substrate, Preparation Method thereof, and Display Apparatus | |
CN115769375A (zh) | 显示基板和显示装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 17788426 Country of ref document: US |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 21938443 Country of ref document: EP Kind code of ref document: A1 |
|
ENP | Entry into the national phase |
Ref document number: 2021938443 Country of ref document: EP Effective date: 20230323 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2023522520 Country of ref document: JP |
|
NENP | Non-entry into the national phase |
Ref country code: DE |