WO2016078213A1 - 一种阵列基板和液晶显示面板及其驱动方法 - Google Patents

一种阵列基板和液晶显示面板及其驱动方法 Download PDF

Info

Publication number
WO2016078213A1
WO2016078213A1 PCT/CN2015/071138 CN2015071138W WO2016078213A1 WO 2016078213 A1 WO2016078213 A1 WO 2016078213A1 CN 2015071138 W CN2015071138 W CN 2015071138W WO 2016078213 A1 WO2016078213 A1 WO 2016078213A1
Authority
WO
WIPO (PCT)
Prior art keywords
switch
control
signal
scan
line
Prior art date
Application number
PCT/CN2015/071138
Other languages
English (en)
French (fr)
Inventor
姚晓慧
Original Assignee
深圳市华星光电技术有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 深圳市华星光电技术有限公司 filed Critical 深圳市华星光电技术有限公司
Priority to GB1708694.3A priority Critical patent/GB2547851B/en
Priority to US14/417,646 priority patent/US9886926B2/en
Priority to JP2017525593A priority patent/JP6488381B2/ja
Priority to RU2017120527A priority patent/RU2663081C1/ru
Priority to KR1020177016466A priority patent/KR101989714B1/ko
Publication of WO2016078213A1 publication Critical patent/WO2016078213A1/zh

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3648—Control of matrices with row and column drivers using an active matrix
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/001—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes using specific devices not provided for in groups G09G3/02 - G09G3/36, e.g. using an intermediate record carrier such as a film slide; Projection systems; Display of non-alphanumerical information, solely or in combination with alphanumerical information, e.g. digital display on projected diapositive as background
    • G09G3/003—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes using specific devices not provided for in groups G09G3/02 - G09G3/36, e.g. using an intermediate record carrier such as a film slide; Projection systems; Display of non-alphanumerical information, solely or in combination with alphanumerical information, e.g. digital display on projected diapositive as background to produce spatial visual effects
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1343—Electrodes
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1343—Electrodes
    • G02F1/134309—Electrodes characterised by their geometrical arrangement
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/136286—Wiring, e.g. gate line, drain line
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/1368—Active matrix addressed cells in which the switching element is a three-electrode device
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3648—Control of matrices with row and column drivers using an active matrix
    • G09G3/3659—Control of matrices with row and column drivers using an active matrix the addressing of the pixel involving the control of two or more scan electrodes or two or more data electrodes, e.g. pixel voltage dependant on signal of two data electrodes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3674—Details of drivers for scan electrodes
    • G09G3/3677—Details of drivers for scan electrodes suitable for active matrices only
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3685—Details of drivers for data electrodes
    • G09G3/3688—Details of drivers for data electrodes suitable for active matrices only
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N13/00—Stereoscopic video systems; Multi-view video systems; Details thereof
    • H04N13/30—Image reproducers
    • H04N13/332—Displays for viewing with the aid of special glasses or head-mounted displays [HMD]
    • H04N13/341—Displays for viewing with the aid of special glasses or head-mounted displays [HMD] using temporal multiplexing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N13/00—Stereoscopic video systems; Multi-view video systems; Details thereof
    • H04N13/30—Image reproducers
    • H04N13/398—Synchronisation thereof; Control thereof
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/13624—Active matrix addressed cells having more than one switching element per pixel
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2230/00—Details of flat display driving waveforms
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/04—Structural and physical details of display devices
    • G09G2300/0421—Structural details of the set of electrodes
    • G09G2300/0426—Layout of electrodes and connections
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/04—Structural and physical details of display devices
    • G09G2300/0439—Pixel structures
    • G09G2300/0443—Pixel structures with several sub-pixels for the same colour in a pixel, not specifically used to display gradations
    • G09G2300/0447—Pixel structures with several sub-pixels for the same colour in a pixel, not specifically used to display gradations for multi-domain technique to improve the viewing angle in a liquid crystal display, such as multi-vertical alignment [MVA]
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809—Several active elements per pixel in active matrix panels
    • G09G2300/0814—Several active elements per pixel in active matrix panels used for selection purposes, e.g. logical AND for partial update
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809—Several active elements per pixel in active matrix panels
    • G09G2300/0819—Several active elements per pixel in active matrix panels used for counteracting undesired variations, e.g. feedback or autozeroing
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809—Several active elements per pixel in active matrix panels
    • G09G2300/0842—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0243—Details of the generation of driving signals
    • G09G2310/0251—Precharge or discharge of pixel before applying new pixel voltage
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/08—Details of timing specific for flat panels, other than clock recovery
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0204—Compensation of DC component across the pixels in flat panels
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0233—Improving the luminance or brightness uniformity across the screen
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0242—Compensation of deficiencies in the appearance of colours
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0247—Flicker reduction other than flicker reduction circuits used for single beam cathode-ray tubes

Definitions

  • the present invention relates to liquid crystal display technology, and more particularly to an array substrate and a liquid crystal display panel capable of improving the difference in brightness between left and right eyes and a driving method thereof.
  • three-dimensional stereo imaging technology can provide more vivid stereoscopic images, and thus has become the mainstream direction of current display technology development. Due to its slimness, low power consumption and no radiation pollution, the liquid crystal display device has become the mainstream configuration of various industries and even home entertainment displays. Therefore, the three-dimensional stereoscopic imaging liquid crystal display device developed on the basis of the original two-dimensional planar display technology has also become a new development hot spot.
  • the more common three-dimensional imaging technology is shutter glasses technology.
  • the technology adopts the time division effect, so that the left lens and the right lens of the 3D glasses are sequentially switched in turn: when the right lens is opened, the liquid crystal display device simultaneously outputs the image provided to the right eye; when the left lens is opened, the liquid crystal The display device simultaneously outputs the image provided to the left eye, and then by the difference in the angles of the left and right eye angles, the image viewer superimposes the images of the left and right eyes into a three-dimensional image with depth of field and layering in the brain.
  • the liquid crystal display device generally drives the liquid crystal molecules to rotate by alternating current, and realizes different gray scale image display by changing the rotation angle of the liquid crystal molecules. This is because if the liquid crystal molecules are driven to rotate by the direct current mode, the moving ions in the liquid crystal molecules will move in the same direction, thereby generating another electric field and affecting the steering of the liquid crystal molecules, that is, the DC residual phenomenon occurs. In order to prevent such a DC residual phenomenon from affecting the display quality of the picture, the liquid crystal display generally changes the voltage applied to the pixel electrode of the pixel unit periodically by changing the positive and negative polarities of the image information data signal.
  • a light-transmissive bright picture (a white picture of 255 steps) is recorded as L255, and a dark picture (a black picture of 0th order) which is opaque is recorded as L0.
  • the positive and negative driving voltages of the white screen are 7V and 5V, respectively, and the positive and negative driving voltages of the black screen are 1V and 11V, respectively, and the common electrode voltage is 6V.
  • the voltage on the panel and the difference between the voltage and the common electrode voltage are as shown in Table 1 below.
  • the voltage difference across the pixel electrode relative to the common electrode will vary between 1V and 5V. That is, the voltage applied to the liquid crystal during the positive polarity driving period was 1 V; and the voltage applied to the liquid crystal during the negative polarity driving period was 5V. Since the voltages acting on the liquid crystal during the positive and negative driving periods are too large and always positive, they cannot cancel each other out. Therefore, after a long time of operation, the point will have a residual charge similar to DC residual, thereby causing three-dimensional image sticking. .
  • the dual-frame image polarity inversion driving method is often used in the prior art to change the positive and negative polarities of the image information data signal. Since the polarity of the data signal is inverted every two frames, the voltage on the pixel electrode and the difference between the voltage and the common electrode voltage are shown in Table 2 below.
  • the voltage difference with respect to the common electrode on the pixel electrode is repeatedly cycled between 1V ⁇ -5V ⁇ -1V ⁇ 5V. That is, the voltage applied to the liquid crystal during the positive polarity driving period was 1 V and -5 V; and the voltage applied to the liquid crystal during the negative polarity driving period was -1 V and 5 V.
  • the voltage difference on the pixel electrode with respect to the common electrode during the positive and negative polarity driving is mutually compensated, so that the image sticking phenomenon does not occur.
  • the problem of uneven brightness of the left and right eyes is derived. This phenomenon is particularly prominent for liquid crystal display panels that use charge sharing technology (LCS) to improve color shift.
  • LCD charge sharing technology
  • the pixel electrode of the pixel unit in the liquid crystal display panel is usually divided into two parts of a main area (Main) and a sub-area (Sub), and a sharing capacitor is set to be in the control signal.
  • Main main area
  • Sub sub-area
  • the charge on the primary and secondary regions is redistributed, and the voltage on the primary and secondary regions is changed.
  • the shared capacitor has a function of storing the charge, when the shared capacitor obtains the same polarity during the new frame image as the charge stored during the previous frame image, the new frame image will be relatively more due to the charge accumulation effect.
  • the shared capacitor acquires a charge that is opposite to the charge stored during the previous frame, the new frame will be relatively dark because the charges cancel each other out. Therefore, when the same data signal is input (for example, the input signal L255 in Table 3 below), the brightness of the left-eye image output by the liquid crystal display panel operating in the dual-frame image polarity inversion driving mode is always lower than that of the right-eye image. .
  • the inventors of the present invention have proposed a new array substrate and liquid crystal display panel capable of improving the difference in brightness between left and right eyes and a driving method thereof through repeated experiments and explorations.
  • an object of the present invention is to provide a new array substrate and liquid crystal display panel and Drive method.
  • the array substrate and the liquid crystal display panel can overcome the large-view character deviation phenomenon in the two-dimensional scanning mode, and can improve the left and right eye brightness difference problems in the three-dimensional mode.
  • the invention provides an array substrate comprising:
  • a plurality of pixel units disposed in an array of the plurality of scan lines and the plurality of data lines, each of the pixel units corresponding to the scan line and the data line, and comprising:
  • a main area electrode connected to the corresponding data line through a main area control switch, wherein the control end of the main area control switch is connected to the corresponding scan line to receive the data signal on the data line when there is a scan signal on the scan line Has a main zone voltage;
  • sub-area electrode connected to the corresponding data line through the sub-area control switch, wherein the control end of the sub-area control switch is connected to the corresponding scan line to receive the data signal on the data line when there is a scan signal on the scan line Has a sub-region voltage;
  • Sharing a capacitor which is connected to the sub-area electrode through a sharing control switch, and the control end of the sharing control switch is connected to a scan line corresponding to the Nth pixel unit arranged in the scanning direction from the pixel unit through a control switch;
  • control switch is configured to be turned on in a two-dimensional scanning mode according to the received control signal at least on a scan line connected thereto, thereby having a charge sharing function, and in the three-dimensional scanning mode, at least The charge sharing function is turned off when there is a scan signal on the connected scan line.
  • control switches corresponding to the pixel units corresponding to each of the N-1 scan lines are grouped into one group in the scanning direction; wherein the control end of the odd array control switch is connected to a first switch control line. Receiving the first switch control signal and turning on or off under the action thereof, and the control end of the even array control switch is connected to a second switch control line, receiving the second switch control signal, and being turned on or off under the action thereof; among them,
  • the first switch control signal and the second switch control signal are continuous high level signals
  • the first switch control signal is synchronized with the second switch control signal, which is an odd pulse sequence signal and an even pulse sequence signal, respectively, and the odd/even pulse sequence signal has a pulse width equal to the scan signal. N-1 times the duration.
  • control end of the control switch corresponding to the pixel unit corresponding to the odd scan line is connected to a first switch control line, receives the first switch control signal, and is guided by the action Turning on or off, the control end of the control switch corresponding to the pixel unit corresponding to the even scan line is connected to a second switch control line, receiving the second switch control signal, and being turned on or off under the action thereof;
  • the first switch control signal and the second switch control signal are continuous high level signals
  • the first switch control signal and the second switch control signal are synchronized but opposite polarity pulse sequence signals, and the pulse sequence signal has a pulse width equal to the duration of the scan signal; N is an odd number, the first switch control signal is an even pulse sequence signal, and if N is an even number, the first switch control signal is an odd pulse sequence signal.
  • an auxiliary line corresponding to the scan line is further disposed on the array substrate, and a control end of the sharing control switch in each of the pixel units is connected to the corresponding control by the auxiliary line. switch.
  • control switch may be arranged in a fan-out zone.
  • the main zone control switch, the secondary zone control switch, the share control switch, and the control switch are all thin film switching transistors.
  • the present invention also provides a liquid crystal display panel, including:
  • the array substrate, the color filter substrate, and a liquid crystal layer between the array substrate and the color filter substrate are provided.
  • the present invention also provides a driving method of the above liquid crystal display panel, including a two-dimensional scanning driving step and a three-dimensional scanning driving step;
  • the two-dimensional scan driving step includes:
  • Scanning signals are sequentially input to the respective scanning lines along the scanning direction;
  • the main area control switch and the sub-area control switch in the pixel unit corresponding to the scan line are turned on, so that the data signals of the main area electrode and the sub-area electrode on the data line are activated.
  • the same voltage is provided under the control; at the same time, the control switch connected to the scan line is turned on, so that the sharing control switch connected to the control switch is turned on, thereby enabling the pixel unit where the sharing control switch is located to implement a charge sharing function;
  • the three-dimensional scan driving step includes:
  • Scanning signals are sequentially input to the respective scanning lines along the scanning direction;
  • the main area control switch and the sub-area control switch in the pixel unit corresponding to the scan line are turned on, so that the data signals of the main area electrode and the sub-area electrode on the data line are activated.
  • the lower voltage has the same voltage; at the same time, the control switch connected to the scan line is controlled to be turned off.
  • the control switches corresponding to the pixel units corresponding to each N-1 scanning lines are grouped into one group, and the first switch control signal is applied to the control switch of the odd array, the dual array
  • the control switch applies a second switch control signal
  • the first switch control signal and the second switch control signal are both continuous high level signals
  • the first switch control signal is synchronized with the second switch control signal, which is an odd pulse sequence signal and an even pulse sequence signal, respectively, and the odd/even pulse sequence signal has a pulse width equal to the scan signal. N-1 times the duration.
  • control end of the control switch corresponding to the pixel unit corresponding to the odd scan line is applied with the first switch control signal, and the control end of the control switch corresponding to the pixel unit corresponding to the even scan line is applied. Controlling the signal with a second switch; wherein
  • the first switch control signal and the second switch control signal are both continuous high level signals
  • the first switch control signal and the second switch control signal are synchronized but opposite polarity pulse sequence signals, and the pulse sequence signal has a pulse width equal to the duration of the scan signal; if N is an odd number, Then, the first switch control signal is an even pulse sequence signal, and if N is an even number, the first switch control signal is an odd pulse sequence signal.
  • 1 is a partial equivalent circuit diagram of an array substrate of the present invention
  • FIG. 2A is a timing control signal diagram in a two-dimensional scanning mode according to Embodiment 1 of the present invention.
  • FIG. 2B is a timing control signal diagram in a three-dimensional scanning mode according to Embodiment 1 of the present invention.
  • 3A is a timing control signal diagram in a two-dimensional scanning mode according to Embodiment 2 of the present invention.
  • 3B is a timing control signal diagram in a three-dimensional scan mode when N is an odd number in the second embodiment of the present invention
  • 3C is a timing control signal diagram in a three-dimensional scanning mode when N is an even number in the second embodiment of the present invention.
  • the present invention proposes a new array substrate and liquid crystal display panel and a driving method thereof.
  • the array substrate comprises:
  • a plurality of pixel units arranged in an array of a plurality of scan lines and a plurality of data lines, each of the pixel units corresponding to a scan line and a data line, and comprising:
  • the main area electrode is connected to the corresponding data line through the main area control switch, and the control end of the main area control switch is connected to the corresponding scan line for receiving the data signal on the data line when there is a scan signal on the scan line Main area voltage
  • the sub-area electrode is connected to the corresponding data line through the sub-area control switch, and the control end of the sub-area control switch is connected to the corresponding scan line for receiving the data signal on the data line when there is a scan signal on the scan line Secondary zone voltage
  • Sharing a capacitor which is connected to the sub-area electrode through a sharing control switch, and the control end of the sharing control switch is connected to a scan line corresponding to the Nth pixel unit arranged in the scanning direction from the pixel unit through a control switch;
  • control switch is configured to be turned on in the two-dimensional scanning mode according to the received control signal at least when there is a scanning signal on the connected scanning line thereof, thereby having a charge sharing function, and in the three-dimensional scanning mode, at least when The charge sharing function is turned off when the connected scan line is turned off when there is a scan signal.
  • the array substrate includes an image display area AA and a fan-out area Fanout (not shown).
  • the image display area AA includes a plurality of pixel units arranged in a pixel array in which a plurality of common electrodes, a plurality of scan lines, and a plurality of data lines are interleaved by a plurality of scan lines and a plurality of data lines.
  • Each pixel unit has the same structure, corresponding to one scan line and one data line, and includes a main area electrode (Main) and a sub-area electrode (Sub), and a sharing capacitor Cshare for charge sharing.
  • the pixel unit structure of the array substrate of the present invention will be described in detail below by taking the pixel unit P 1M corresponding to the first scanning line Gate_1 and the Mth data line Data_M as an example.
  • the main area electrode (Main) is configured with a main area control switch TFT_A.
  • the first end of the main area control switch TFT_A is connected to the corresponding data line Data_M, the second end is connected to the main area electrode, and the control end is connected to the corresponding scan line Gate_1.
  • the control end of the main area control switch TFT_A receives the scan drive from the scan line Gate_1
  • the first end and the second end of the main area control switch TFT_A are turned on, thereby transmitting the data signal from the data driving circuit on the data line Data_M to the main area electrode.
  • the main area liquid crystal capacitor Clc_A formed by coupling between the main area electrode and the common electrode CF_com of the color filter substrate, and the main area storage capacitor Cst_A formed by coupling between the main area electrode and the common electrode A_com of the array substrate will be in the data.
  • the charging is started under the action of the signal, so that the main area electrode has and maintains a certain main area voltage.
  • the sub-area electrode (Sub) is provided with a sub-area control switch TFT_B.
  • the first end of the sub-area control switch TFT_B is connected to the corresponding data line Data_M, the second end is connected to the sub-area electrode, and the control end is connected to the corresponding first scan line Gate_1.
  • the control end of the sub-region control switch TFT_B receives the scan signal from the scan driving circuit through the scan line Gate_1, the first end and the second end of the sub-region control switch TFT_B are turned on, thereby bringing the data line Data_M from the data driving circuit.
  • the data signal is passed to the secondary electrode.
  • the sub-region liquid crystal capacitor Clc_B formed by coupling between the sub-region electrode and the common electrode CF_com of the color filter substrate, and the sub-region storage capacitor Cst_B formed by coupling between the sub-region electrode and the common electrode A_com of the array substrate, will be in the data.
  • the charging is started under the action of the signal, so that the secondary region electrode has and maintains a certain sub-region voltage.
  • Sharing capacitor Cshare configuration has a shared control switch TFT_C.
  • the first end of the sharing control switch TFT_C is connected to the secondary electrode, the second end is connected to one electrode of the sharing capacitor Cshare, and the other electrode of the sharing capacitor Cshare is connected to the common electrode A_com of the array substrate.
  • the control terminal of the sharing control switch TFT_C connects the scan line Gate_N corresponding to the Nth pixel unit arranged in the scanning direction from the pixel unit through a control switch TFT_1.
  • the number of control switches disposed on the array substrate is consistent with the number of scan lines, that is, each control switch corresponds to one row of pixel units.
  • all of the control switches in this embodiment are preferably arranged at the fan-out area of the array substrate.
  • an auxiliary line corresponding to the scan line is preferably arranged on the array substrate.
  • the array substrate is arranged with auxiliary lines Gate_Share_1, Gate_Share_2, Gate_Share_3, etc. corresponding to the scan lines Gate_1, Gate_2, Gate_3, ...
  • the control end of the sharing control switch in the pixel unit is connected to the first auxiliary line Gate_Share_1, one end of the control switch TFT_1 is connected to the first auxiliary line Gate_Share_1, the other end is connected to the Nth scanning line Gate_N;
  • the second scanning line Gate_2 corresponds to The control end of the sharing control switch in the pixel unit is connected to the second auxiliary line Gate_Share_2, one end of the control switch TFT_2 is connected to the second auxiliary line Gate_Share_2, and the other end is connected to the N+1th scanning line Gate_N+1;
  • the control terminal of the sharing control switch in the pixel unit corresponding to the scan line Gate_3 is connected to the third auxiliary On the helper Gate_Share_3, one end of the control switch TFT_3 is connected to the third auxiliary line Gate_Share_3, the other end is connected to the N+2th scanning line Gate_N+2... and so on.
  • the main area control switch, the sub area control switch, the sharing control switch, and the control switch may all be thin film switching transistors.
  • the present invention proposes:
  • each control switch is turned on at least when there is a scan signal on the connected scan line;
  • each control switch is turned off at least when there is a scan signal on its connected scan line.
  • the inventors of the present invention have proposed an embodiment. That is, in the scanning direction, the control switches corresponding to the pixel units corresponding to each (N-1) scanning lines are grouped. Wherein: the control end of the odd-array control switch is connected to the first switch control line to receive the first switch control signal, and is turned on or off under its action; the control end of the even-array control switch is connected to the second switch control line to receive the first The two switch control signals are turned on or off under their action.
  • N 3 as an example for explanation.
  • each of the two control switches is grouped into one group: the control switches TFT_1 and TFT_2 are the first group, the control switches TFT_3 and TFT_4 are the second group, the control switches TFT_5 and TFT_6 are the third group, and the control switches TFT_7 and TFT_8 are controlled.
  • the fourth group ... and so on.
  • the first group, the third group, the fifth group the control end of the odd array control switch is connected to the first switch control line Line_1, and receives the first switch control signal SW1;
  • the second group, the fourth group, the sixth group The control terminal of the even array of control switches is connected to the second switch control line Line_2 and receives the second switch control signal SW2.
  • the first switch control signal SW1 and the second switch control signal SW2 are both continuous high level signals, so that all the control switches maintain a continuous conduction state during the scan.
  • the above-described operating conditions of "at least when the scan signal is input on the scan line to which it is connected" are satisfied. Therefore, in the two-dimensional scanning mode, when there is a scan signal on a scan line, the main area control switch and the sub-area control switch in the pixel unit corresponding to the scan line are turned on, so that the main area electrode and the sub-area electrode are The data signal on the data line has the same voltage under the action of the data signal.
  • the control switch connected to the scan line since the control switch connected to the scan line remains turned on, the scan signal on the scan line can be transmitted to the corresponding pixel unit.
  • the control terminal of the control switch is shared, so that the corresponding pixel unit can implement the charge sharing function and improve the color shift phenomenon.
  • the first switch control signal SW1 is synchronized with the second switch control signal SW2, which is an odd pulse sequence signal and an even pulse sequence signal, respectively, and the pulse width of the pulse sequence signal is equal to (N-1) times the duration of the scan signal.
  • the pulse width is 2T
  • T is the duration of the scan signal.
  • SW1 is at a low level, so that the control switch TFT_1 is turned off; when a high-level scan signal is input to the fourth scan line Gate_4, the first control received by the control terminal of the control switch TFT_2 connected to the fourth scan line Gate_4
  • the signal SW1 is at a low level, so that the control switch TFT_2 is turned off; when a high-level scan signal is input to the fifth scan line Gate_5, the control terminal of the control switch TFT_3 connected to the fifth scan line Gate_5 receives the second
  • the control signal SW2 is at a low level, so the control switch TFT_5 is turned off, and so on.
  • the control switch connected thereto is low-powered by the control terminal.
  • the flat control signal (SW1 or SW2) is turned off, and satisfies the aforementioned operating condition of "cutting off at least when there is a scan signal on the scan line to which it is connected". Therefore, in the three-dimensional scanning mode: when there is a scanning signal on a scanning line, only the main area control switch and the sub-area control switch in the pixel unit corresponding to the scanning line are turned on, so that the main area electrode and the sub-area electrode are in the data.
  • the data signals on the line have the same voltage.
  • the control switches are divided into two groups: the control switches corresponding to the pixel units corresponding to the odd scan lines are a group, referred to as an odd array; the control switches corresponding to the pixel units corresponding to the even scan lines are another group, referred to as Even array.
  • the control terminal of the odd-array control switch is connected to the first switch control line to receive the first switch control signal, and is turned on or off under the action of the switch; the control end of the even-array control switch is connected to the second switch control line. Up to receive the second switch control signal and turn on or off under its action.
  • the control terminals of the control switches TFT_1, TFT_3, TFT_5, ... corresponding to the pixel units corresponding to the odd scan lines Gate_1, Gate_3, Gate_5, . . . are connected to the first switch control line Line_1, and receive the first a switch control signal SW1 is turned on or off under its action; the control terminals of the control switches TFT_2, TFT_4, TFT_6, ... corresponding to the pixel units of the even scan lines Gate_2, Gate_4, Gate_6, ... are connected in parallel
  • the second switch control line Line_2 receives the second switch control The signal SW2 is made and turned on or off under its action.
  • the first switch control signal SW1 and the second switch control signal SW2 are both continuous high level signals, so all the control switches are in The continuous conduction state can be maintained during the scanning, that is, the aforementioned "on at least when there is a scanning signal on the connected scanning line".
  • the first switch control signal SW1 and the second switch control signal SW2 are synchronized but opposite polarity pulse sequence signals, and the pulse sequence signal has a pulse width equal to that of the scan signal. duration. Further, if N is an odd number, the first switch control signal SW1 is an even pulse sequence signal, and the second switch control signal SW2 is an odd pulse sequence signal; if N is an even number, the first switch control signal SW1 is an odd pulse sequence The signal, the second switch control signal SW2 is an even pulse sequence signal.
  • the first switch control signal SW1 is an even pulse sequence signal
  • the second switch control signal SW2 is an odd pulse sequence signal.
  • the control switch TFT_1 is turned off; when a high-level scan signal is input to the fourth scan line Gate_4, the second control signal SW2 received by the control terminal of the control switch TFT_2 connected to the fourth scan line Gate_4 is at a low level. Therefore, the control switch TFT_2 is turned off, and so on.
  • the control switch connected thereto receives a low level control signal (SW1 or SW2) due to the control terminal. And cut off, satisfying the aforementioned operating condition that "the control switch is turned off at least when there is a scan signal on the scan line to which it is connected".
  • the first switch control signal SW1 is an odd pulse sequence signal
  • the second switch control signal SW2 is an even pulse sequence signal.
  • the first control signal SW1 received by the control terminal of the control switch TFT_1 connected to the fourth scan line Gate_4 is at a low level. Therefore, the control switch TFT_1 is turned off; when a high-level scan signal is input to the fifth scan line Gate_5, the second control signal SW2 received by the control terminal of the control switch TFT_2 connected to the fifth scan line Gate_5 is at a low level. Therefore, the control switch TFT_2 is turned off, and so on.
  • the control switch connected thereto receives a low level control signal (SW1 or SW2) due to the control terminal. And cut off, satisfying the aforementioned operating condition that "the control switch is turned off at least when there is a scan signal on the scan line to which it is connected".

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Nonlinear Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Optics & Photonics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Geometry (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Liquid Crystal Display Device Control (AREA)
  • Liquid Crystal (AREA)

Abstract

一种阵列基板和液晶显示面板及其驱动方法。阵列基板上包括有多个像素单元，每一像素单元包括主区电极和次区电极以及分享电容（Cshare）。其中连接分享电容（Cshare）与次区电极的分享控制开关（TFT_C）的控制端通过一控制开关（TFT_1）连接从本像素单元起沿扫描方向排列的第N个像素单元对应的扫描线（Gate_N）。控制开关（TFT_1）配置成在二维扫描模式下至少当其连接的扫描线（Gate_N）上有扫描信号时导通，以及在三维扫描模式下至少当其连接的扫描线（Gate_N）上有扫描信号时截止。

Description

一种阵列基板和液晶显示面板及其驱动方法
本申请要求享有2014年11月17日提交的名称为“一种阵列基板和液晶显示面板及其驱动方法”的中国专利申请为CN201410655348.4的优先权，其全部内容通过引用并入本文中。
技术领域
本发明涉及液晶显示技术，尤其涉及一种能够改善左右眼亮度差异的阵列基板和液晶显示面板及其驱动方法。
背景技术
相较于传统的二维平面显示技术，三维立体成像技术能够提供更加生动的立体影像，因此成为当前显示技术发展的主流方向。液晶显示装置因其外型轻薄、低耗电量和无辐射污染等优点已成为当前各个行业乃至家庭娱乐显示的主流配置。因此在原二维平面显示技术基础上拓展开来的三维立体成像液晶显示装置也成为了新的发展热点。
目前较为常见的三维立体成像技术是快门眼镜(shutter glasses)技术。该技术采用时间分割效应，让三维眼镜的左眼镜片和右眼镜片轮流依序开关：当右眼镜片打开时，液晶显示装置同时输出提供给右眼的影像；当左眼镜片打开时，液晶显示装置同时输出提供给左眼的影像，然后藉由左右眼视角的角度差异，影像观看者在脑中将左右眼的影像迭合为具有景深及层次感的三维立体影像。
液晶显示装置通常采用交流方式驱动液晶分子旋转，通过改变液晶分子的旋转角度来实现不同灰阶的影像显示。这是因为，如果采用直流方式驱动液晶分子旋转，液晶分子内的移动离子会朝着同一方向移动，进而产生另一电场而影响液晶分子的转向，也即出现直流残留现象。为了避免这种直流残留现象影响画面的显示质量，液晶显示通常通过改变影像信息数据信号的正负极性，使作用于像素单元像素电极上的电压周期性地变化。但是对于与快门眼镜联合工作的三维液晶显示面板而言，如果采用单帧极性反转驱动方法改变影像信息数据信号的正负极 性，还是会出现类似直流残留的电荷残留，进而引发三维残影现象(IS)。
假设一个256灰阶显示的液晶显示装置，呈现透光的亮画面(255阶的白画面)记为L255，呈现不透光的暗画面(0阶的黑画面)记为L0。白画面的正负极性驱动电压分别为7V和5V，黑画面的正负极性驱动电压分别为1V和11V，共同电极电压为6V。那么对于面板中的某一个像素电极，其上的电压以及该电压与共同电极电压的差值的变化情况如下表表一所示。
Figure PCTCN2015071138-appb-000001
表一
从表一可知，在这种情况下，像素电极上相对于共同电极的电压差会在1V和5V之间变化。也即，在正极性驱动期间内作用于液晶上的电压为1V；在负极性驱动期间内作用于液晶上的电压为5V。由于正、负极性驱动期间内作用于液晶上的电压相差太大，且始终为正极性，不能相互抵消，因此长时间工作后该点会有类似直流残留的电荷残留，从而引发三维残影现象。
为避免出现三维残影现象，现有技术中多采用双帧影像极性反转驱动方法改变影像信息数据信号的正负极性。由于数据信号的极性每两帧才会翻转一次，因此像素电极上的电压以及该电压与共同电极电压的差值的变化情况如下表表二所示。
Figure PCTCN2015071138-appb-000002
表二
从表二可知，在这种情况下，像素电极上相对于共同电极的电压差会在1V→-5V→-1V→5V之间反复循环。也即，在正极性驱动期间内作用于液晶上的电压为1V和-5V；在负极性驱动期间内作用于液晶上的电压为-1V和5V。正、负极性驱动期间内像素电极上相对于共同电极的电压差互相补偿，因此不会出现残影现象。但是在这种情况下又会衍生出左右眼亮度不均的问题。特别是对于采用电荷分享技术(LCS)改善色偏现象的液晶显示面板而言，这种现象尤为突出。这是因为，为了改善大视角色偏现象，液晶显示面板中的像素单元的像素电极通常会分成主区(Main)和次区(Sub)两个部分，并且设置分享电容，以在控制信号的作用下重新分配主区和次区上的电荷，改变主区和次区上的电压。由于分享电容对电荷有存储功能，因此当分享电容在新一帧影像期间所获得的电荷与前一帧影像期间所存储的电荷极性相同时，因为电荷累积效果，新一帧影像会相对较亮；反之，当分享电容在新一帧影像期间所获得的电荷与前一帧影像期间所存储的电荷极性相反时，因为电荷相互抵消，新一帧影像会相对较暗。故而当输入同样的数据信号(例如下表表三中的输入讯号L255)，以双帧影像极性反转驱动方式工作的液晶显示面板输出的左眼影像的亮度始终比右眼影像的亮度低。
Figure PCTCN2015071138-appb-000003
表三
针对上述问题，本发明的发明人经过反复的实验和探索，提出了一种新的能够改善左右眼亮度差异的阵列基板和液晶显示面板及其驱动方法。
发明内容
基于上述原因，本发明的目的是提供一种新的阵列基板和液晶显示面板及其 驱动方法。该阵列基板和液晶显示面板既能够在二维扫描模式下克服大视角色偏现象，又能够在三维模式下改善左右眼亮度差问题。
本发明提供一种阵列基板，其包括：
多条扫描线和多条数据线；
配置在由所述多条扫描线和多条数据线交错而成的阵列中的多个像素单元，每一所述像素单元对应一所述扫描线和一所述数据线，并包括：
主区电极，其通过主区控制开关连接对应的数据线，所述主区控制开关的控制端连接对应的扫描线，以当该扫描线上有扫描信号时接收该数据线上的数据信号而具有主区电压；
次区电极，其通过次区控制开关连接对应的数据线，所述次区控制开关的控制端连接对应的扫描线，以当该扫描线上有扫描信号时接收该数据线上的数据信号而具有次区电压；
分享电容，其通过分享控制开关连接所述次区电极，所述分享控制开关的控制端通过一控制开关与从本像素单元起沿扫描方向排列的第N个像素单元对应的扫描线连接；
其中，所述控制开关配置成根据接收的控制信号，在二维扫描模式下，至少在其连接的扫描线上有扫描信号时导通，从而具有电荷分享功能，以及在三维扫描模式下，至少在其连接的扫描线上有扫描信号时截止，从而关闭电荷分享功能。
根据本发明的一实施例，沿扫描方向，将每N-1条扫描线对应的像素单元所对应的控制开关归为一组；其中，奇数组控制开关的控制端连接一第一开关控制线，接收第一开关控制信号，并在其作用下导通或者截止，偶数组控制开关的控制端连接一第二开关控制线，接收第二开关控制信号，并在其作用下导通或者截止；其中，
在二维扫描模式下，所述第一开关控制信号和第二开关控制信号均为持续的高电平信号；
在三维扫描模式下，所述第一开关控制信号与第二开关控制信号同步，分别为奇脉冲序列信号和偶脉冲序列信号，且所述奇/偶脉冲序列信号的脉冲宽度等于所述扫描信号时长的N-1倍。
根据本发明的又一实施例，与奇数扫描线对应的像素单元所对应的控制开关的控制端并接在一第一开关控制线上，接收第一开关控制信号，并在其作用下导 通或者截止，与偶数扫描线对应的像素单元所对应的控制开关的控制端并接在一第二开关控制线上，接收第二开关控制信号，并在其作用下导通或者截止；其中，
在二维扫描模式下，所述第一开关控制信号和第二开关控制信号均为持续的高电平信号；
在三维扫描模式下，所述第一开关控制信号与第二开关控制信号为同步但极性相反的脉冲序列信号，且所述脉冲序列信号的脉冲宽度等于所述扫描信号的时长；同时，如果N为奇数，所述第一开关控制信号为偶脉冲序列信号，如果N为偶数，所述第一开关控制信号为奇脉冲序列信号。
根据本发明的实施例，所述阵列基板上还设置有与所述扫描线一一对应的辅助线，各所述像素单元中的分享控制开关的控制端通过所述辅助线连接其对应的控制开关。
根据本发明的实施例，所述控制开关可以设置在扇出区。
根据本发明的实施例，所述主区控制开关、次区控制开关、分享控制开关以及控制开关均为薄膜开关晶体管。
此外，本发明还提供一种液晶显示面板，其包括：
上述阵列基板、彩色滤光基板以及位于所述阵列基板和彩色滤光基板之间的液晶层。
此外，本发明还提供上述液晶显示面板的驱动方法，包括二维扫描驱动步骤和三维扫描驱动步骤；其中，
所述二维扫描驱动步骤包括：
沿扫描方向依次向各扫描线输入扫描信号；
当一扫描线上有扫描信号时，使该扫描线对应的像素单元中的主区控制开关和次区控制开关导通，从而使主区电极和次区电极在数据线上的数据信号的作用下具有相同的电压；同时控制与该扫描线连接的控制开关导通，从而使与该控制开关连接的分享控制开关导通，进而使该分享控制开关所在的像素单元实现电荷分享功能；
所述三维扫描驱动步骤包括：
沿扫描方向依次向各扫描线输入扫描信号；
当一扫描线上有扫描信号时，使该扫描线对应的像素单元中的主区控制开关和次区控制开关导通，从而使主区电极和次区电极在数据线上的数据信号的作用 下具有相同的电压；同时控制与该扫描线连接的控制开关截止。
根据本发明的一实施例，沿扫描方向，将每N-1条扫描线对应的像素单元所对应的控制开关归为一组，对奇数组的控制开关施以第一开关控制信号，对偶数组的控制开关施以第二开关控制信号；其中，
在二维扫描模式下，第一开关控制信号与第二开关控制信号均为持续的高电平信号；
在三维扫描模式下，所述第一开关控制信号与第二开关控制信号同步，分别为奇脉冲序列信号和偶脉冲序列信号，且所述奇/偶脉冲序列信号的脉冲宽度等于所述扫描信号时长的N-1倍。
根据本发明的又一实施例，与奇数扫描线对应的像素单元所对应的控制开关的控制端施以第一开关控制信号，与偶数扫描线对应的像素单元所对应的控制开关的控制端施以第二开关控制信号；其中，
在二维扫描模式下，第一开关控制信号与第二开关控制信号均为持续的高电平信号；
在三维扫描模式下，第一开关控制信号与第二开关控制信号为同步但极性相反的脉冲序列信号，且所述脉冲序列信号的脉冲宽度等于所述扫描信号的时长；如果N为奇数，则第一开关控制信号为偶脉冲序列信号，如果N为偶数，则第一开关控制信号为奇脉冲序列信号。
本发明的其它特征和优点将在随后的说明书中阐述，并且，部分地从说明书中变得显而易见，或者通过实施本发明而了解。
附图说明
图1是本发明的阵列基板的局部等效电路图；
图2A是本发明实施例一的二维扫描模式下的时序控制信号图；
图2B是本发明实施例一的三维扫描模式下的时序控制信号图；
图3A是本发明实施例二的二维扫描模式下的时序控制信号图；
图3B是本发明实施例二的N为奇数时三维扫描模式下的时序控制信号图；
图3C是本发明实施例二的N为偶数时三维扫描模式下的时序控制信号图。
具体实施方式
为实现上述目的，本发明提出了一种新的阵列基板和液晶显示面板及其驱动方法。其中，阵列基板包括：
多条扫描线和多条数据线；
配置在由多条扫描线和多条数据线交错而成的阵列中的多个像素单元，每一像素单元对应一扫描线和一数据线，并包括：
主区电极，其通过主区控制开关连接对应的数据线，主区控制开关的控制端连接对应的扫描线，用以当该扫描线上有扫描信号时接收该数据线上的数据信号而具有主区电压；
次区电极，其通过次区控制开关连接对应的数据线，次区控制开关的控制端连接对应的扫描线，用以当该扫描线上有扫描信号时接收该数据线上的数据信号而具有次区电压；
分享电容，其通过分享控制开关连接次区电极，分享控制开关的控制端通过一控制开关与从本像素单元起沿扫描方向排列的第N个像素单元对应的扫描线连接；
其中，控制开关配置成根据接收的控制信号，在二维扫描模式下，至少当其连接的扫描线上有扫描信号时导通，从而具有电荷分享功能，以及在三维扫描模式下，至少当其连接的扫描线上有扫描信号时截止，从而关闭电荷分享功能。
为使本发明的发明目的和技术方案，以及所能达到的技术效果更加清楚，下面结合具体实施例和附图对本发明作进一步地详细说明。
实施例一
图1是本发明提供的阵列基板的局部等效电路图。该阵列基板包括影像显示区AA和扇出区Fanout(图中未示出)。其中，影像显示区AA包括由多条公共电极，多条扫描线和多条数据线，配置在由多条扫描线和多条数据线交错而成的像素阵列中的多个像素单元。每一像素单元的结构相同，对应于一条扫描线和一条数据线，并包括主区电极(Main)和次区电极(Sub)，以及用于电荷分享的分享电容Cshare。下面以第一条扫描线Gate_1和第M条数据线Data_M对应的像素单元P1M为例，详细说明本发明阵列基板的像素单元结构。
主区电极(Main)配置有主区控制开关TFT_A。该主区控制开关TFT_A的第一端连接对应的数据线Data_M，第二端连接主区电极，控制端连接对应的扫描线Gate_1。当主区控制开关TFT_A的控制端通过扫描线Gate_1收到来自扫描驱动 电路的扫描信号时，主区控制开关TFT_A的第一端与第二端导通，从而将数据线Data_M上来自数据驱动电路的数据信号传至主区电极。同时，主区电极与彩色滤光基板的公共电极CF_com之间耦合形成的主区液晶电容Clc_A，以及主区电极与阵列基板的公共电极A_com之间耦合形成的主区存储电容Cst_A，会在数据信号的作用下开始充电，进而使主区电极具有并保持一定的主区电压。
次区电极(Sub)配置有次区控制开关TFT_B。该次区控制开关TFT_B的第一端连接对应的数据线Data_M，第二端连接次区电极，控制端连接对应的第一扫描线Gate_1。当次区控制开关TFT_B的控制端通过扫描线Gate_1收到来自扫描驱动电路的扫描信号时，次区控制开关TFT_B的第一端与第二端导通，从而将数据线Data_M上来自数据驱动电路的数据信号传至次区电极。同时，次区电极与彩色滤光基板的公共电极CF_com之间耦合形成的次区液晶电容Clc_B，以及次区电极与阵列基板的公共电极A_com之间耦合形成的次区存储电容Cst_B，会在数据信号的作用下开始充电，进而使次区电极具有并保持一定的次区电压。
分享电容Cshare配置有分享控制开关TFT_C。该分享控制开关TFT_C的第一端连接次区电极，第二端连接分享电容Cshare的一个电极，分享电容Cshare的另一个电极连接阵列基板的公共电极A_com。该分享控制开关TFT_C的控制端则通过一控制开关TFT_1连接从本像素单元起沿扫描方向排列的第N个像素单元对应的扫描线Gate_N。
需要说明的是，在本实施例中，阵列基板上设置的控制开关的数目与扫描线的数目一致，也即每一个控制开关对应于一行像素单元。针对于此，本实施例中所有控制开关优选地布置在阵列基板的扇出区处。此外，为了方便连接，阵列基板上还优选地排布有与扫描线一一对应的辅助线。具体地，如图1所示，阵列基板上排布有与扫描线Gate_1、Gate_2、Gate_3……一一对应的辅助线Gate_Share_1、Gate_Share_2、Gate_Share_3……沿扫描方向：第一条扫描线Gate_1对应的像素单元中的分享控制开关的控制端连接在第一条辅助线Gate_Share_1上，控制开关TFT_1的一端连接第一条辅助线Gate_Share_1，另一端连接第N条扫描线Gate_N；第二条扫描线Gate_2对应的像素单元中的分享控制开关的控制端连接在第二条辅助线Gate_Share_2上，控制开关TFT_2的一端连接第二条辅助线Gate_Share_2，另一端连接第N+1条扫描线Gate_N+1；第三条扫描线Gate_3对应的像素单元中的分享控制开关的控制端连接在第三条辅 助线Gate_Share_3上，控制开关TFT_3的一端连接第三条辅助线Gate_Share_3，另一端连接第N+2条扫描线Gate_N+2……如此类推。当然在实际应用时，排布布线方式可以有很多种，不限于此。
上述主区控制开关、次区控制开关、分享控制开关、控制开关可以均为薄膜开关晶体管。
为了能够实现在二维扫描模式下保留电荷分享功能以克服大视角色偏，以及在三维扫描模式下关闭电荷分享功能以改善左右眼亮度差的目的，本发明提出：
在二维扫描模式下，各控制开关至少当其连接的扫描线上有扫描信号时导通；
在三维扫描模式下，各控制开关至少当其连接的扫描线上有扫描信号时截止。
为此，本发明的发明人提出了一种实施方式。即，沿扫描方向，将每(N-1)条扫描线对应的像素单元所对应的控制开关归为一组。其中：奇数组的控制开关的控制端连接第一开关控制线以接收第一开关控制信号，在其作用下导通或者截止；偶数组的控制开关的控制端连接第二开关控制线以接收第二开关控制信号，在其作用下导通或者截止。
下面以N＝3为例进行说明。
沿扫描方向，将每两个控制开关归为一组：控制开关TFT_1和TFT_2为第一组，控制开关TFT_3和TFT_4为第二组，控制开关TFT_5和TFT_6为第三组，控制开关TFT_7和TFT_8为第四组……如此类推。其中：第一组、第三组、第五组……奇数组的控制开关的控制端连接第一开关控制线Line_1，接收第一开关控制信号SW1；第二组、第四组、第六组……偶数组的控制开关的控制端连接第二开关控制线Line_2，接收第二开关控制信号SW2。
如图2A所示，在二维扫描模式下，第一开关控制信号SW1与第二开关控制信号SW2均为持续的高电平信号，因此所有的控制开关在扫描期间保持持续的导通状态，满足前述的“至少当其连接的扫描线上输入有扫描信号时保持导通”的工作条件。故而在二维扫描模式下，当一扫描线上有扫描信号时，使该扫描线对应的像素单元中的主区控制开关和次区控制开关导通，从而使主区电极和次区电极在数据线上的数据信号的作用下具有相同的电压。同时，由于与该扫描线连接的控制开关保持导通，因此该扫描线上的扫描信号能够传送至对应的像素单元的 分享控制开关的控制端，从而使对应的像素单元能够实现电荷分享功能，改善色偏现象。
如图2B所示，在三维扫描模式下，第一开关控制信号SW1与第二开关控制信号SW2同步，分别为奇脉冲序列信号和偶脉冲序列信号，且所述脉冲序列信号的脉冲宽度等于所述扫描信号时长的(N-1)倍。在本实施例中，脉冲宽度即为2T，T为扫描信号的时长。从图2B中可知，沿着扫描方向，当向第三根扫描线Gate_3输入高电平的扫描信号时，与第三根扫描线Gate_3连接的控制开关TFT_1的控制端所接收的第一控制信号SW1为低电平，故控制开关TFT_1截止；当向第四根扫描线Gate_4输入高电平的扫描信号时，与第四根扫描线Gate_4连接的控制开关TFT_2的控制端所接收的第一控制信号SW1为低电平，故控制开关TFT_2截止；当向第五根扫描线Gate_5输入高电平的扫描信号时，与第五根扫描线Gate_5连接的控制开关TFT_3的控制端所接收的第二控制信号SW2为低电平，故控制开关TFT_5截止……以此类推，基于这种时序控制方式，每一扫描线上输入有扫描信号时，其所连接的控制开关因控制端接收的低电平的控制信号(SW1或者SW2)而截止，满足前述“至少当其连接的扫描线上有扫描信号时截止”的工作条件。故而在三维扫描模式下：当一扫描线上有扫描信号时，只使该扫描线对应的像素单元中的主区控制开关和次区控制开关导通，从而主区电极和次区电极在数据线上的数据信号的作用下具有相同的电压。
实施例二
此外，本发明的发明人还提出了另外一种实施方式。即，将控制开关分为两组：对应于奇数扫描线的像素单元所对应的控制开关为一组，简称奇数组；对应于偶数扫描线的像素单元所对应的控制开关为另一组，简称偶数组。奇数组的控制开关的控制端并接在第一开关控制线上接收第一开关控制信号，并在其作用下导通或者截止；偶数组的控制开关的控制端并接在第二开关控制线上以接收第二开关控制信号，并在其作用下导通或者截止。
具体地，沿扫描方向：对应于奇数扫描线Gate_1、Gate_3、Gate_5……的像素单元所对应的控制开关TFT_1、TFT_3、TFT_5……的控制端并接在第一开关控制线Line_1上，接收第一开关控制信号SW1，并在其作用下导通或者截止；对应于偶数扫描线Gate_2、Gate_4、Gate_6……的像素单元所对应的控制开关TFT_2、TFT_4、TFT_6……的控制端并接在第二开关控制线Line_2上，接收第二开关控 制信号SW2，并在其作用下导通或者截止。
如图3A所示，与实施例一相同，本实施例在二维扫描模式下，第一开关控制信号SW1与第二开关控制信号SW2均为持续的高电平信号，因此所有的控制开关在扫描期间能够保持持续的导通状态，也即满足前述的“至少当其连接的扫描线上有扫描信号时导通”的工作条件。
不同于实施例一，本实施例在三维扫描模式下，第一开关控制信号SW1与第二开关控制信号SW2为同步但极性相反的脉冲序列信号，且脉冲序列信号的脉冲宽度等于扫描信号的时长。且进一步地，如果N为奇数，则第一开关控制信号SW1为偶脉冲序列信号，第二开关控制信号SW2为奇脉冲序列信号；如果N为偶数，则第一开关控制信号SW1为奇脉冲序列信号，第二开关控制信号SW2为偶脉冲序列信号。
以N＝3为例。如图3B所示，第一开关控制信号SW1为偶脉冲序列信号，第二开关控制信号SW2为奇脉冲序列信号。沿着扫描方向，当向第三根扫描线Gate_3输入高电平的扫描信号时，与第三根扫描线Gate_3连接的控制开关TFT_1的控制端所接收的第一控制信号SW1为低电平，故控制开关TFT_1截止；当向第四根扫描线Gate_4输入高电平的扫描信号时，与第四根扫描线Gate_4连接的控制开关TFT_2的控制端所接收的第二控制信号SW2为低电平，故控制开关TFT_2截止……以此类推，基于这种时序控制方式，当一扫描线上有扫描信号时，其所连接的控制开关因控制端接收到低电平的控制信号(SW1或者SW2)而截止，满足前述“控制开关至少当其连接的扫描线上有扫描信号时截止”的工作条件。
以N＝4为例。如图3C所示，第一开关控制信号SW1为奇脉冲序列信号，第二开关控制信号SW2为偶脉冲序列信号。沿着扫描方向，当向第四根扫描线Gate_4输入高电平的扫描信号时，与第四根扫描线Gate_4连接的控制开关TFT_1的控制端所接收的第一控制信号SW1为低电平，故控制开关TFT_1截止；当向第五根扫描线Gate_5输入高电平的扫描信号时，与第五根扫描线Gate_5连接的控制开关TFT_2的控制端所接收的第二控制信号SW2为低电平，故控制开关TFT_2截止……以此类推，基于这种时序控制方式，当一扫描线上有扫描信号时，其所连接的控制开关因控制端接收到低电平的控制信号(SW1或者SW2)而截止，满足前述“控制开关至少在其连接的扫描线上有扫描信号时截止”的工作条件。
虽然本发明所揭露的实施方式如上，但所述的内容只是为了便于理解本发明 而采用的实施方式，并非用以限定本发明。任何本发明所属技术领域内的技术人员，在不脱离本发明所揭露的精神和范围的前提下，可以在实施的形式上及细节上作任何的修改与变化，但本发明的专利保护范围，仍须以所附的权利要求书所界定的范围为准。

Claims (19)

  1. 一种阵列基板，其中包括：
    多条扫描线和多条数据线；
    配置在由所述多条扫描线和多条数据线交错而成的阵列中的多个像素单元，每一所述像素单元对应一所述扫描线和一所述数据线，并包括：
    主区电极，其通过主区控制开关连接对应的数据线，所述主区控制开关的控制端连接对应的扫描线，以当该扫描线上有扫描信号时接收该数据线上的数据信号而具有主区电压；
    次区电极，其通过次区控制开关连接对应的数据线，所述次区控制开关的控制端连接对应的扫描线，以当该扫描线上有扫描信号时接收该数据线上的数据信号而具有次区电压；
    分享电容，其通过分享控制开关连接所述次区电极，所述分享控制开关的控制端通过一控制开关与从本像素单元起沿扫描方向排列的第N个像素单元对应的扫描线连接；
    其中，所述控制开关配置成根据接收的控制信号，在二维扫描模式下，至少当其连接的扫描线上有扫描信号时导通，以及在三维扫描模式下，至少当其连接的扫描线上有扫描信号时截止。
  2. 如权利要求1所述的阵列基板，其中包括：
    沿扫描方向，将每N-1条扫描线对应的像素单元所对应的控制开关归为一组；其中，奇数组控制开关的控制端连接一第一开关控制线，接收第一开关控制信号，并在其作用下导通或者截止，偶数组控制开关的控制端连接一第二开关控制线，接收第二开关控制信号，并在其作用下导通或者截止；其中，
    在二维扫描模式下，所述第一开关控制信号与第二开关控制信号均为持续的高电平信号；
    在三维扫描模式下，所述第一开关控制信号与第二开关控制信号同步，分别为奇脉冲序列信号和偶脉冲序列信号，且所述奇/偶脉冲序列信号的脉冲宽度等于所述扫描信号时长的N-1倍。
  3. 如权利要求1所述的阵列基板，其中包括：
    与奇数扫描线对应的像素单元所对应的控制开关的控制端并接在一第一开关控制线上，接收第一开关控制信号，并在其作用下导通或者截止，与偶数扫描 线对应的像素单元所对应的控制开关的控制端并接在一第二开关控制线上，接收第二开关控制信号，并在其作用下导通或者截止；其中，
    在二维扫描模式下，所述第一开关控制信号与第二开关控制信号均为持续的高电平信号；
    在三维扫描模式下，所述第一开关控制信号与第二开关控制信号为同步但极性相反的脉冲序列信号，且所述脉冲序列信号的脉冲宽度等于所述扫描信号的时长；同时，若N为奇数/偶数，所述第一开关控制信号为偶/奇脉冲序列信号。
  4. 如权利要求2所述的阵列基板，其中包括：
    所述阵列基板上还设置有与所述扫描线一一对应的辅助线，各所述像素单元中的分享控制开关的控制端通过所述辅助线连接其对应的控制开关。
  5. 如权利要求3所述的阵列基板，其中包括：
    所述阵列基板上还设置有与所述扫描线一一对应的辅助线，各所述像素单元中的分享控制开关的控制端通过所述辅助线连接其对应的控制开关。
  6. 如权利要求4所述的阵列基板，其中包括：
    所述控制开关设置在扇出区。
  7. 如权利要求5所述的阵列基板，其中包括：
    所述控制开关设置在扇出区。
  8. 如权利要求2所述的阵列基板，其中包括：
    所述主区控制开关、次区控制开关、分享控制开关以及所述控制开关均为薄膜开关晶体管。
  9. 如权利要求3所述的阵列基板，其中包括：
    所述主区控制开关、次区控制开关、分享控制开关以及所述控制开关均为薄膜开关晶体管。
  10. 一种液晶显示面板，包括阵列基板，其中包括：
    多条扫描线和多条数据线；
    配置在由所述多条扫描线和多条数据线交错而成的阵列中的多个像素单元，每一所述像素单元对应一所述扫描线和一所述数据线，并包括：
    主区电极，其通过主区控制开关连接对应的数据线，所述主区控制开关的控制端连接对应的扫描线，以当该扫描线上有扫描信号时接收该数据线上的数据信号而具有主区电压；
    次区电极，其通过次区控制开关连接对应的数据线，所述次区控制开关的控制端连接对应的扫描线，以当该扫描线上有扫描信号时接收该数据线上的数据信号而具有次区电压；
    分享电容，其通过分享控制开关连接所述次区电极，所述分享控制开关的控制端通过一控制开关与从本像素单元起沿扫描方向排列的第N个像素单元对应的扫描线连接；
    其中，所述控制开关配置成根据接收的控制信号，在二维扫描模式下，至少当其连接的扫描线上有扫描信号时导通，以及在三维扫描模式下，至少当其连接的扫描线上有扫描信号时截止。
  11. 如权利要求10所述的液晶显示面板，其中包括：
    沿扫描方向，将每N-1条扫描线对应的像素单元所对应的控制开关归为一组；其中，奇数组控制开关的控制端连接一第一开关控制线，接收第一开关控制信号，并在其作用下导通或者截止，偶数组控制开关的控制端连接一第二开关控制线，接收第二开关控制信号，并在其作用下导通或者截止；其中，
    在二维扫描模式下，所述第一开关控制信号与第二开关控制信号均为持续的高电平信号；
    在三维扫描模式下，所述第一开关控制信号与第二开关控制信号同步，分别为奇脉冲序列信号和偶脉冲序列信号，且所述奇/偶脉冲序列信号的脉冲宽度等于所述扫描信号时长的N-1倍。
  12. 如权利要求10所述的液晶显示面板，其中包括：
    与奇数扫描线对应的像素单元所对应的控制开关的控制端并接在一第一开关控制线上，接收第一开关控制信号，并在其作用下导通或者截止，与偶数扫描线对应的像素单元所对应的控制开关的控制端并接在一第二开关控制线上，接收第二开关控制信号，并在其作用下导通或者截止；其中，
    在二维扫描模式下，所述第一开关控制信号与第二开关控制信号均为持续的高电平信号；
    在三维扫描模式下，所述第一开关控制信号与第二开关控制信号为同步但极性相反的脉冲序列信号，且所述脉冲序列信号的脉冲宽度等于所述扫描信号的时长；同时，若N为奇数/偶数，所述第一开关控制信号为偶/奇脉冲序列信号。
  13. 如权利要求11所述的液晶显示面板，其中包括：
    所述阵列基板上还设置有与所述扫描线一一对应的辅助线，各所述像素单元中的分享控制开关的控制端通过所述辅助线连接其对应的控制开关。
  14. 如权利要求12所述的液晶显示面板，其中包括：
    所述阵列基板上还设置有与所述扫描线一一对应的辅助线，各所述像素单元中的分享控制开关的控制端通过所述辅助线连接其对应的控制开关。
  15. 如权利要求11所述的液晶显示面板，其中包括：
    所述控制开关设置在扇出区。
  16. 如权利要求12所述的液晶显示面板，其中包括：
    所述控制开关设置在扇出区。
  17. 一种液晶显示面板的驱动方法，包括二维扫描驱动步骤和三维扫描驱动步骤；其中，
    所述二维扫描驱动步骤包括：
    沿扫描方向依次向各扫描线输入扫描信号；
    当一扫描线上有扫描信号时，使该扫描线对应的像素单元中的主区控制开关和次区控制开关导通，从而使主区电极和次区电极在数据线上的数据信号的作用下具有相同的电压；同时控制与该扫描线连接的控制开关导通，从而使与该控制开关连接的分享控制开关导通，进而使该分享控制开关所在的像素单元实现电荷分享功能；
    所述三维扫描驱动步骤包括：
    沿扫描方向依次向各扫描线输入扫描信号；
    当一扫描线上有扫描信号时，使该扫描线对应的像素单元中的主区控制开关和次区控制开关导通，从而使主区电极和次区电极在数据线上的数据信号的作用下具有相同的电压；同时控制与该扫描线连接的控制开关截止。
  18. 如权利要求17所述的驱动方法，其中：
    沿扫描方向，将每N-1条扫描线对应的像素单元所对应的控制开关归为一组，对奇数组的控制开关施以第一开关控制信号，对偶数组的控制开关施以第二开关控制信号；其中，
    在二维扫描模式下，第一开关控制信号与第二开关控制信号均为持续的高电平信号；
    在三维扫描模式下，所述第一开关控制信号与第二开关控制信号同步，分别为奇脉冲序列信号和偶脉冲序列信号，且所述奇/偶脉冲序列信号的脉冲宽度等于所述扫描信号时长的N-1倍。
  19. 如权利要求17所述的驱动方法，其中：
    与奇数扫描线对应的像素单元所对应的控制开关的控制端施以第一开关控制信号，与偶数扫描线对应的像素单元所对应的控制开关的控制端施以第二开关控制信号；其中，
    在二维扫描模式下，第一开关控制信号与第二开关控制信号均为持续的高电平信号；
    在三维扫描模式下，第一开关控制信号与第二开关控制信号为同步但极性相反的脉冲序列信号，且所述脉冲序列信号的脉冲宽度等于所述扫描信号的时长；若N为奇数/偶数，则第一开关控制信号为偶/奇脉冲序列信号。
PCT/CN2015/071138 2014-11-17 2015-01-20 一种阵列基板和液晶显示面板及其驱动方法 WO2016078213A1 (zh)

Priority Applications (5)

Application Number Priority Date Filing Date Title
GB1708694.3A GB2547851B (en) 2014-11-17 2015-01-20 Array substrate, liquid crystal display panel and method for driving the same
US14/417,646 US9886926B2 (en) 2014-11-17 2015-01-20 Array substrate, liquid crystal display panel and method for driving the same
JP2017525593A JP6488381B2 (ja) 2014-11-17 2015-01-20 配列基板と液晶表示パネル及びその駆動方法
RU2017120527A RU2663081C1 (ru) 2014-11-17 2015-01-20 Подложка матрицы, панель жидкокристаллического дисплея и способ управления ими
KR1020177016466A KR101989714B1 (ko) 2014-11-17 2015-01-20 어레이 기판과 액정 디스플레이 패널 및 그 구동 방법

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201410655348.4A CN104375343B (zh) 2014-11-17 2014-11-17 一种阵列基板和液晶显示面板及其驱动方法
CN201410655348.4 2014-11-17

Publications (1)

Publication Number Publication Date
WO2016078213A1 true WO2016078213A1 (zh) 2016-05-26

Family

ID=52554361

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2015/071138 WO2016078213A1 (zh) 2014-11-17 2015-01-20 一种阵列基板和液晶显示面板及其驱动方法

Country Status (7)

Country Link
US (1) US9886926B2 (zh)
JP (1) JP6488381B2 (zh)
KR (1) KR101989714B1 (zh)
CN (1) CN104375343B (zh)
GB (1) GB2547851B (zh)
RU (1) RU2663081C1 (zh)
WO (1) WO2016078213A1 (zh)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106226962B (zh) * 2016-07-25 2019-11-29 深圳市华星光电技术有限公司 像素结构及液晶显示面板
CN106054477B (zh) * 2016-07-25 2019-06-25 深圳市华星光电技术有限公司 像素结构及液晶显示装置
CN107132676B (zh) 2017-05-15 2021-03-02 Tcl华星光电技术有限公司 液晶显示装置的视角模式切换方法及液晶显示装置
CN107255894B (zh) 2017-08-09 2020-05-05 深圳市华星光电技术有限公司 阵列基板及液晶显示面板
CN107300815B (zh) * 2017-08-14 2020-06-05 深圳市华星光电技术有限公司 阵列基板、液晶显示面板及其点反转驱动方法
CN207352947U (zh) * 2017-10-25 2018-05-11 中华映管股份有限公司 显示面板及其像素电路
CN107705756B (zh) * 2017-11-22 2020-01-07 武汉天马微电子有限公司 一种显示面板及显示装置
CN110706671A (zh) * 2019-09-24 2020-01-17 深圳市华星光电半导体显示技术有限公司 驱动电路及其驱动方法与应用的显示面板

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20130229326A1 (en) * 2010-11-09 2013-09-05 Sharp Kabushiki Kaisha Liquid crystal display device, display apparatus, and gate signal line driving method
CN203350570U (zh) * 2013-07-19 2013-12-18 深圳市华星光电技术有限公司 一种阵列基板及液晶显示面板
CN103676253A (zh) * 2013-12-03 2014-03-26 深圳市华星光电技术有限公司 显示装置及其显示图像的方法
CN103728752A (zh) * 2013-12-30 2014-04-16 深圳市华星光电技术有限公司 改善显示3d影像发生闪烁的液晶显示器
CN103941442A (zh) * 2014-04-10 2014-07-23 深圳市华星光电技术有限公司 显示面板及其驱动方法

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR0171938B1 (ko) * 1994-08-25 1999-03-20 사토 후미오 액정표시장치

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20130229326A1 (en) * 2010-11-09 2013-09-05 Sharp Kabushiki Kaisha Liquid crystal display device, display apparatus, and gate signal line driving method
CN203350570U (zh) * 2013-07-19 2013-12-18 深圳市华星光电技术有限公司 一种阵列基板及液晶显示面板
CN103676253A (zh) * 2013-12-03 2014-03-26 深圳市华星光电技术有限公司 显示装置及其显示图像的方法
CN103728752A (zh) * 2013-12-30 2014-04-16 深圳市华星光电技术有限公司 改善显示3d影像发生闪烁的液晶显示器
CN103941442A (zh) * 2014-04-10 2014-07-23 深圳市华星光电技术有限公司 显示面板及其驱动方法

Also Published As

Publication number Publication date
CN104375343A (zh) 2015-02-25
KR20170084293A (ko) 2017-07-19
RU2663081C1 (ru) 2018-08-01
GB2547851B (en) 2021-05-26
US9886926B2 (en) 2018-02-06
GB2547851A (en) 2017-08-30
JP2017535817A (ja) 2017-11-30
GB201708694D0 (en) 2017-07-19
US20160335971A1 (en) 2016-11-17
CN104375343B (zh) 2016-08-31
KR101989714B1 (ko) 2019-06-14
JP6488381B2 (ja) 2019-03-20

Similar Documents

Publication Publication Date Title
WO2016078213A1 (zh) 一种阵列基板和液晶显示面板及其驱动方法
WO2016078210A1 (zh) 一种阵列基板和液晶显示面板及其驱动方法
US9524684B2 (en) Display panel and driving method for the same
US20150022510A1 (en) Array substrate and liquid crystal panel with the same
US20160125825A1 (en) Display panel, and pixel structure and driving method thereof
TW201129078A (en) Stereoscopic image displaying method
CN103135272A (zh) 立体图像显示器
US20120256903A1 (en) Three dimensional image display device and a method of driving the same
CN103901688A (zh) 液晶显示面板
JP2014063013A (ja) 電気光学装置、その駆動方法及び電子機器
JP5891621B2 (ja) 電気光学装置および電子機器
WO2015096241A1 (zh) 一种数据信号极性反转驱动方法及液晶面板画面显示方法
WO2019119890A1 (zh) 液晶显示器及其驱动电路、驱动方法
JP5780054B2 (ja) 電気光学装置および電子機器
US9653030B2 (en) Driving method for liquid crystal display panel, core panel of display, and liquid crystal display device
CN103901689A (zh) 液晶显示面板及主动快门式3d液晶显示装置
WO2013111675A1 (ja) 液晶表示装置およびその駆動方法
TW201303846A (zh) 光電裝置及電子機器
US9093014B2 (en) Three-dimensional image display device
US9390684B2 (en) Three-dimensional image display apparatus
US20130093755A1 (en) Method For Displaying Stereoscopic Image And Corresponding Stereoscopic Image Displaying Device
JP5821415B2 (ja) 電気光学装置および電子機器
CN104170002A (zh) 驱动装置和显示装置

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 14417646

Country of ref document: US

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 15861487

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 2017525593

Country of ref document: JP

Kind code of ref document: A

NENP Non-entry into the national phase

Ref country code: DE

ENP Entry into the national phase

Ref document number: 201708694

Country of ref document: GB

Kind code of ref document: A

Free format text: PCT FILING DATE = 20150120

ENP Entry into the national phase

Ref document number: 2017120527

Country of ref document: RU

Kind code of ref document: A

ENP Entry into the national phase

Ref document number: 20177016466

Country of ref document: KR

Kind code of ref document: A

122 Ep: pct application non-entry in european phase

Ref document number: 15861487

Country of ref document: EP

Kind code of ref document: A1