WO2013152657A1 - 一种垂直结构氮化镓基发光元件的制作方法 - Google Patents
一种垂直结构氮化镓基发光元件的制作方法 Download PDFInfo
- Publication number
- WO2013152657A1 WO2013152657A1 PCT/CN2013/072855 CN2013072855W WO2013152657A1 WO 2013152657 A1 WO2013152657 A1 WO 2013152657A1 CN 2013072855 W CN2013072855 W CN 2013072855W WO 2013152657 A1 WO2013152657 A1 WO 2013152657A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- epitaxial layer
- light
- emitting
- gallium nitride
- layer
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims abstract description 39
- 238000004519 manufacturing process Methods 0.000 title abstract description 9
- 239000000758 substrate Substances 0.000 claims abstract description 54
- 229910052751 metal Inorganic materials 0.000 claims abstract description 16
- 239000002184 metal Substances 0.000 claims abstract description 16
- 238000005468 ion implantation Methods 0.000 claims abstract description 14
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 claims description 47
- 229910002601 GaN Inorganic materials 0.000 claims description 46
- 239000007771 core particle Substances 0.000 claims description 14
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 claims description 7
- 229910052594 sapphire Inorganic materials 0.000 claims description 7
- 239000010980 sapphire Substances 0.000 claims description 7
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 claims description 7
- 229910010271 silicon carbide Inorganic materials 0.000 claims description 7
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 6
- XLOMVQKBTHCTTD-UHFFFAOYSA-N Zinc monoxide Chemical compound [Zn]=O XLOMVQKBTHCTTD-UHFFFAOYSA-N 0.000 claims description 6
- 229910052710 silicon Inorganic materials 0.000 claims description 6
- 239000010703 silicon Substances 0.000 claims description 6
- 229910052759 nickel Inorganic materials 0.000 claims description 4
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 3
- 229910017052 cobalt Inorganic materials 0.000 claims description 3
- 239000010941 cobalt Substances 0.000 claims description 3
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 claims description 3
- 229910052802 copper Inorganic materials 0.000 claims description 3
- 239000010949 copper Substances 0.000 claims description 3
- PMHQVHHXPFUNSP-UHFFFAOYSA-M copper(1+);methylsulfanylmethane;bromide Chemical compound Br[Cu].CSC PMHQVHHXPFUNSP-UHFFFAOYSA-M 0.000 claims description 3
- 238000007788 roughening Methods 0.000 claims description 3
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 claims description 3
- 229910052721 tungsten Inorganic materials 0.000 claims description 3
- 239000010937 tungsten Substances 0.000 claims description 3
- 239000011787 zinc oxide Substances 0.000 claims description 3
- 229910052787 antimony Inorganic materials 0.000 claims description 2
- WATWJIUSRGPENY-UHFFFAOYSA-N antimony atom Chemical compound [Sb] WATWJIUSRGPENY-UHFFFAOYSA-N 0.000 claims description 2
- 238000005520 cutting process Methods 0.000 abstract 3
- 238000009413 insulation Methods 0.000 abstract 3
- 239000010410 layer Substances 0.000 description 61
- 238000002955 isolation Methods 0.000 description 7
- 239000004065 semiconductor Substances 0.000 description 6
- 238000005566 electron beam evaporation Methods 0.000 description 5
- 238000001459 lithography Methods 0.000 description 5
- 239000011248 coating agent Substances 0.000 description 4
- 238000000576 coating method Methods 0.000 description 4
- 229910052737 gold Inorganic materials 0.000 description 4
- 239000010931 gold Substances 0.000 description 4
- 239000000463 material Substances 0.000 description 4
- 229920002120 photoresistant polymer Polymers 0.000 description 4
- 238000005516 engineering process Methods 0.000 description 3
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- 238000000137 annealing Methods 0.000 description 2
- 238000000151 deposition Methods 0.000 description 2
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 2
- 239000007943 implant Substances 0.000 description 2
- 238000002513 implantation Methods 0.000 description 2
- 238000009616 inductively coupled plasma Methods 0.000 description 2
- 150000002500 ions Chemical class 0.000 description 2
- 229910052697 platinum Inorganic materials 0.000 description 2
- 239000011241 protective layer Substances 0.000 description 2
- 238000002310 reflectometry Methods 0.000 description 2
- 229910052719 titanium Inorganic materials 0.000 description 2
- 241000047703 Nonion Species 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- 238000003486 chemical etching Methods 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 229910052804 chromium Inorganic materials 0.000 description 1
- 229910052681 coesite Inorganic materials 0.000 description 1
- 239000000084 colloidal system Substances 0.000 description 1
- 229910052906 cristobalite Inorganic materials 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 229910003460 diamond Inorganic materials 0.000 description 1
- 239000010432 diamond Substances 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000010894 electron beam technology Methods 0.000 description 1
- 238000009713 electroplating Methods 0.000 description 1
- 238000000407 epitaxy Methods 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 238000000605 extraction Methods 0.000 description 1
- 239000007789 gas Substances 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 238000000227 grinding Methods 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910052757 nitrogen Inorganic materials 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 229910052682 stishovite Inorganic materials 0.000 description 1
- 229910052905 tridymite Inorganic materials 0.000 description 1
- 238000001771 vacuum deposition Methods 0.000 description 1
- 238000007740 vapor deposition Methods 0.000 description 1
- 238000004383 yellowing Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/005—Processes
- H01L33/0062—Processes for devices with an active region comprising only III-V compounds
- H01L33/0075—Processes for devices with an active region comprising only III-V compounds comprising nitride compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/20—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a particular shape, e.g. curved or truncated substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/26—Materials of the light emitting region
- H01L33/30—Materials of the light emitting region containing only elements of Group III and Group V of the Periodic Table
- H01L33/32—Materials of the light emitting region containing only elements of Group III and Group V of the Periodic Table containing nitrogen
Definitions
- the present invention relates to a method of fabricating a semiconductor light emitting device, and more particularly to a method of fabricating a vertical structure gallium nitride based light emitting device.
- GaN gallium nitride
- GaN gallium nitride
- a vertical structure GaN-based light-emitting diode chip technology based on substrate transfer has been developed, for example, epitaxial deposition of GaN on a sapphire substrate.
- the luminescent epitaxial layer is then bonded or bonded to the semiconductor substrate or the metal substrate by wafer bonding or electroplating, and the sapphire substrate is removed by laser stripping, grinding or etching.
- Figure 1 ⁇ 6 shows the fabrication process of a conventional vertical structure GaN-based LED device.
- the fabrication method is as follows:
- MOCVD is used to sequentially grow on the temporary substrate 100 (for example, sapphire or silicon carbide).
- the temporary substrate 100 for example, sapphire or silicon carbide.
- a high-reflection electrode 230 is formed on the separated core particles by using a yellow lithography technique and a vacuum electron beam evaporation coating as P Type gallium nitride based ohmic contact electrode;
- a layer of bonding metal 240 is deposited by vacuum electron beam evaporation coating. Bonding the epitaxial layer on the temporary substrate to the conductive substrate 102 using a wafer bonding apparatus, and peeling the growth substrate by laser lift-off technique;
- the N-type gallium nitride-based epitaxial layer is roughened by KOH liquid, and an N-type gallium nitride-based ohmic contact electrode is formed thereon, and N polarity wire electrode;
- the conductive substrate is thinned and a back metal is deposited on the back side of the device by vacuum electron beam evaporation coating as P Wire the wire electrode, then cut the conductive substrate to separate the core particles.
- the above conventional vertical structure GaN The base light-emitting diode chip has a complicated process and low process yield, and has the following main points: first, the bonding yield is low due to uneven bonding interface; second, due to the gap between the core particle and the core particle isolation region, The result is that the edge of the semiconductor layer is broken when the laser is peeled off the growth substrate; thirdly, the multi-channel yellow light lithography process results in a lower overall yield.
- the invention aims to provide a method for fabricating a vertical structure gallium nitride based light-emitting element, which uses ion implantation, laser lift-off and the like to complete the main process steps.
- ion implantation technology in p
- the isolation region between the core particles and the core particles is formed on the gallium nitride-based epitaxial layer, but the isolation region is only passivated and insulated by ion implantation, and there is no loss on the epitaxial material, which can ensure the surface of the epitaxial layer is flat.
- the use of this method to form the isolation region can simplify the overall process and effectively solve the above-mentioned conventional vertical structure gallium nitride based LED chip processing yield is low.
- a method for fabricating a vertical structure gallium nitride-based light-emitting device comprising the steps of: providing a temporary substrate on which a gallium nitride-based light-emitting epitaxial layer is epitaxially grown, and the gallium nitride-based light-emitting epitaxial layer is bottom-up include: N-type layer, luminescent layer and p a layer; an insulating region is defined on the luminescent epitaxial layer, and the luminescent epitaxial layer of the insulating region is passivated and insulated by ion implantation; a metal mirror and a metal bonding layer are sequentially formed on the luminescent epitaxial layer; a conductive substrate bonded to the light-emitting epitaxial layer on the temporary substrate; the temporary substrate is removed to expose a surface of the light-emitting epitaxial layer; and a dicing street is defined on the surface of the exposed light-emitting epitaxial layer The dicing street is located in
- the temporary substrate is made of one or a combination of sapphire, silicon carbide, silicon, aluminum nitride, gallium nitride;
- the conductive substrate is made of silicon, silicon carbide, zinc oxide, germanium, copper, nickel, cobalt, One or a combination of tungsten; to reach n
- the patterned layer is the lowest implantation depth, and the optimal implantation depth is the overall epitaxial depth.
- the luminescent epitaxial layer of the insulating region is purified and insulated by ion implantation; a metal mirror is formed on the entire upper surface of the luminescent epitaxial layer; The area of the dicing street is smaller than the area of the insulating region, and the sidewall of the formed core particle is protected by the passivated insulating luminescent epitaxial layer; in order to improve the extraction efficiency, after the temporary substrate is removed, the exposed luminescent epitaxial layer may also be The surface is roughened.
- the light-emitting epitaxial layer of the scribe line portion is first insulated to make the PN of the scribe line portion The junction is isolated and the surface of the epitaxial layer is flattened, and the chip is not short-circuited or leaked during the subsequent fabrication steps.
- 1 to 6 are schematic cross-sectional views showing a process of fabricating a conventional vertical structure of a gallium nitride-based light-emitting device.
- FIG. 7 to 13 are schematic cross-sectional views showing a process of fabricating a vertical structure gallium nitride based light-emitting device according to a preferred embodiment of the present invention.
- 100, 200 temporary substrate; 101, 201: conductive substrate; 111, 211: n-type layer; 112, 212: luminescent layer; 113, 213: p-type layer; 120, 220: photoresist material; 130, 230: high-emitting p-type electrode; 140, 240: bonded metal layer; 131, 231: n electrode; 132, 232: back gold electrode; 250: insulating region; 251: insulating layer; :The protective layer.
- a method for fabricating a vertical structure gallium nitride-based light-emitting device the specific steps of which are as follows:
- a temporary substrate 200 is provided on which a GaN-based light-emitting epitaxial layer is epitaxially grown. Included in the temporary substrate 200 The n-type layer 211, the multiple quantum well ( MQW ) light-emitting layer 212, and the p-type layer 213 are sequentially epitaxially grown by metal organic chemical vapor deposition (MOCVD). .
- the temporary substrate may be made of sapphire, silicon carbide, silicon, aluminum nitride, gallium nitride or the like.
- an insulating region is defined on the p-type layer 213.
- the light-emitting epitaxial layer of the insulating region is passivated and insulated by ion implantation.
- the specific process is as follows: an insulating region 250 is defined on the P-type layer by a yellow lithography technique, and the width of the single insulating region 250 is 50 ⁇ 100 ⁇ m, the area outside the insulating area is covered with photoresist material 220, the photoresist thickness is not less than 2 ⁇ m m , and the optimum thickness is 3 ⁇ m .
- Phosphorus is selected as the ion source, and the epitaxial layer of the insulating region 250 is passivated and insulated by ion implantation to form an insulating portion 251. Reach with ions The type of layer is the lowest implant depth, and the optimum implant depth is the overall epitaxy depth.
- the photoresist is removed and the P-type layer of the entire wafer is 213 by vacuum electron beam evaporation.
- a mirror layer as a high-reflection electrode 230, the high-reflection electrode comprising one or more of Ag, Ni, Al, Pt, Au, Ti, and having an overall thickness of not less than 3 kA
- the optimum thickness is 5kA
- the vapor deposition surface is the entire epitaxial surface of the P-type layer containing the non-ion implantation and ion implantation isolation regions.
- Annealing the high-reflection electrode, the optimal annealing temperature is controlled at 380 Around °C to obtain good electrical contact and high reflectivity.
- a bonding metal layer 240 is deposited on the high reflective electrode layer 230, and the bonding metal layer may include One or more of Cr, Al, Pt, Au, and Ti. Selecting a conductive substrate 201 and using a vacuum electron beam evaporation coating on the conductive substrate 201 The above-mentioned bonded metal layer is deposited, and the epitaxial layer on the temporary substrate is bonded to the conductive substrate by a wafer bonding apparatus.
- the conductive substrate is one of silicon, silicon carbide, zinc oxide, antimony, copper, nickel, cobalt, and tungsten.
- the temporary substrate 200 is removed while remaining on the conductive substrate 201.
- sapphire is used as a temporary substrate, and the substrate is peeled off by a 248 nm KrF gas laser, and the laser energy density is set to 800 to 1000 mJ/cm 2 .
- the n-type layer is roughened with KOH solution and electron beam vacuum coating is used in N
- An n-electrode is deposited on the semiconductor.
- the thinned conductive substrate is ground and the back gold electrode is vapor-deposited on the back side of the conductive substrate.
- Defining a scribe line on the surface of the luminescent epitaxial layer first using a laser along the scribe line from the N of the luminescent epitaxial layer The epitaxial layer is divided into core unit, and the core particles are separated from the back surface of the conductive substrate by a diamond knife.
- the area of the dicing street is smaller than the area of the insulating region, and the sidewall of the formed core particle is made of a passivated insulating luminescent epitaxial layer 260 Protection.
- the isolation region fabricated by ion implantation has no depth loss in the epitaxial layer, so that the surface of the wafer is always in a flat state, such a bonding surface is flat, and subsequently KOH coarsening N
- the type of gallium nitride-based epitaxial layer does not need to consider the problem of roughening and protecting the sidewall of the core, and the overall process yield can be greatly improved.
- the final fabricated core sidewall forms an electrically isolated region that is homogenous to the epitaxial layer, as compared to a conventional vertical structure GaN-based luminescent device. SiO2/Si4N3 or other organic colloids act as a sidewall protective layer.
- the vertical structure of the GaN-based light-emitting device produced by this method has higher stability.
- the fabrication process of the vertical structure gallium nitride-based light-emitting device using the present invention is omitted compared to the conventional vertical structure gallium nitride-based light-emitting device.
- the high-reflection electrode and the yellowing lithography process steps such as roughening protection greatly simplify the process.
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Led Devices (AREA)
Abstract
本发明公开了一种垂直结构氮化镓基发光元件的制作方法,包括步骤:提供一临时衬底,在其上外延生长氮化镓基发光外延层,并且所述氮化镓基发光外延层自下而上包括:n型层,发光层和p型层;在所述发光外延层上定义绝缘区,利用离子注入法将所述绝缘区的发光外延层钝化绝缘;在所述发光外延层上依次形成金属反射镜、金属键合层;提供一导电衬底,将其与临时衬底上的发光外延层键合;移除所述临时衬底,露出一发光外延层的表面;在所述露出的发光外延层表面上定义切割道,所述切割道位于绝缘区内,利用激光划片沿所述切割道将发光外延层分割为一系列单元,从导电衬底的背面劈裂形成芯粒。
Description
本申请要求于 2012 年4月9 日
提交中国专利局、申请号为201210100853.3、发明名称为“一种垂直结构氮化镓基发光元件的制作方法
”的中国专利申请的优先权,其全部内容通过引用结合在本申请中。
本发明涉及一种半导体发光元件的制作方法,更具体地是一种垂直结构氮化镓基发光元件的制作方法。
近年来,为了提高氮化镓( GaN )基发光二极管的发光功率和效率,在传统水平结构 GaN
基发光二极管芯片技术的基础上,发展了基于衬底转移的垂直结构 GaN 基发光二极管芯片技术,例如在蓝宝石衬底上外延沉积 GaN
基发光外延层,然后把发光外延层通过晶圆键合或电镀技术键合或者黏结到半导体基板或金属基板上,再把蓝宝石衬底用激光剥离、研磨或者蚀刻方式去除。这样一方面可以通过在
GaN 基发光外延层和基板之间加一个反射镜来提高反射率,另一方面由于 GaN 基材料的氮极性面容易通过化学腐蚀方法获取粗糙的出光面构造,以上两方面使垂直结构
GaN 基发光二极管具有更高的出光效率,同时衬底转移后的基板具有优良的导热特性,因此转移到散热基板上的垂直结构 GaN
基发光二极管在大电流应用上具有较大的优势。
图 1~6 展示了一种传统垂直结构 GaN 基发光二极管元件制作过程,其制作方法具体如下:
如图 1 所示,利用 MOCVD 在临时衬底 100 上(例如蓝宝石或碳化硅)上依次成长 n
型氮化镓基半导体层 111 ,发光层 112 及 p 型氮化镓基半导体层 113 ;
如图 2 所示,利用黄光微影技术及电感耦合等离子体干蚀刻技术( ICP
)将芯粒与芯粒间的外延打穿,形成电学隔离区;
如图 3 所示,利用黄光微影技术及真空电子束蒸发镀膜在分离后的芯粒上制作高反射电极 230 ,作为 P
型氮化镓基欧姆接触电极;
如图 4 所示,利用真空电子束蒸发镀膜沉积一层键合金属 240
,利用晶元键合设备将临时衬底上的外延层与导电衬底 102 键合,以及利用激光剥离技术将生长衬底剥离;
如图 5 所示,利用 KOH 液粗化 N 型氮化镓基外延层,并在其上制作 N 型氮化镓基欧姆接触电极,并作为
N 极性焊线电极;
如图 6 所示,减薄导电衬底,并利用真空电子束蒸发镀膜在元件背面沉积一层背面金属,以作为 P
型焊线电极,然后切割导电衬底,分开芯粒。
上述传统垂直结构 GaN
基发光二极管芯片制程复杂,制程良率低,主要有以下几点:第一,由于键合界面不平整导致键合良率低;第二,由于芯粒与芯粒间的隔离区存在缝隙,导致激光剥离生长衬底时发生半导体层边缘破裂等状况;第三,多道黄光微影工艺,导致整体良率较低。
本发明旨在提供一种垂直结构氮化镓基发光元件的制作方法,其采用离子注入、激光剥离等手段完成主要工艺步骤。其中,利用离子注入技术在 p
型氮化镓基外延层上形成芯粒与芯粒间的隔离区,但此隔离区域仅是利用离子注入使其钝化绝缘,并无外延材料上的损失,可保证外延层表面的平整。利用此方法形成隔离区,可使整体制程简化,能有效解决上述传统垂直结构氮化镓基
LED 芯片制程良率低的问题。
一种垂直结构氮化镓基发光元件的制作方法,包括步骤:提供一临时衬底,在其上外延生长氮化镓基发光外延层,并且所述氮化镓基发光外延层自下而上包括:
n 型层,发光层和 p
型层;在所述发光外延层上定义绝缘区,利用离子注入法将所述绝缘区的发光外延层钝化绝缘;在所述发光外延层上依次形成金属反射镜、金属键合层;提供一导电衬底,将其与临时衬底上的发光外延层键合;移除所述临时衬底,露出一发光外延层的表面;在所述露出的发光外延层表面上定义切割道,所述切割道位于绝缘区内,利用激光划片沿所述切割道将发光外延层分割为一系列单元,从导电衬底的背面劈裂形成芯粒。
在本发明中,临时衬底采用蓝宝石、碳化硅、硅、氮化铝、氮化镓其中的一种或者组合;导电衬底采用硅、碳化硅、氧化锌、锗、铜、镍、钴、钨其中的一种或者组合;以到达
n
型层为最低注入深度,最佳注入深度为整体外延深度,利用离子注入法将所述绝缘区的发光外延层纯化绝缘;在所述发光外延层的整个上表面上形成金属反射镜;所述切割道的面积小于绝缘区的面积,所述形成的芯粒的侧壁由钝化绝缘的发光外延层保护;为了提高萃取效率,在移除临时衬底之后,还可以在露出的发光外延层表面做粗化处理。
在本发明的垂直结构氮化镓基发光元件的制作方法中,先将切割道部分的发光外延层绝缘化,使得切割道部分的 PN
结被隔离,并保证外延层表面的平整,在后续制作步骤中针对切割道的处理,都不会造成芯片短路或者漏电。
本发明的其它特征和优点将在随后的说明书中阐述,并且,部分地从说明书中变得显而易见,或者通过实施本发明而了解。本发明的目的和其他优点可通过在说明书、权利要求书以及附图中所特别指出的结构来实现和获得。
虽然在下文中将结合一些示例性实施及使用方法来描述本发明,但本领域技术人员应当理解,并不旨在将本发明限制于这些实施例。反之,旨在覆盖包含在所附的权利要求书所定义的本发明的精神与范围内的所有替代品、修正及等效物。
附图用来提供对本发明的进一步理解,并且构成说明书的一部分,与本发明的实施例一起用于解释本发明,并不构成对本发明的限制。此外,附图数据是描述概要,不是按比例绘制。
图 1~ 6 为常规垂直结构的氮化镓基发光元件制作过程的截面示意图。
图 7~ 13 是本发明优选实施例的垂直结构氮化镓基发光元件制作过程的截面示意图。
图中各标号表示 :
100 , 200 :临时衬底; 101 , 201 :导电衬底; 111 , 211 : n 型层;
112 , 212 :发光层; 113 , 213 : p 型层; 120 , 220 :光阻材料; 130 , 230 :高发射 p 型电极; 140 ,
240 :键合金属层; 131 , 231 : n 电极; 132 , 232 :背金电极; 250 :绝缘区; 251 :绝缘层; 260
:保护层。
以下将结合附图及实施例来详细说明本发明的实施方式,借此对本发明如何应用技术手段来解决技术问题,并达成技术效果的实现过程能充分理解并据以实施。需要说明的是,只要不构成冲突,本发明中的各个实施例以及各实施例中的各个特征可以相互结合,所形成的技术方案均在本发明的保护范围之内。
一种垂直结构氮化镓基发光元件制作方法,其具体步骤如下:
如图 7 所示,提供一临时衬底 200 ,在其上外延生长 GaN 基发光外延层。包括在临时衬底 200
上采用金属有机化学气相沉积( MOCVD )依次外延生长 n 型层 211 、多量子阱( MQW )发光层 212 、 p 型层 213
。临时衬底可采用蓝宝石、碳化硅、硅、氮化铝、氮化镓等材料。
如图 8 所示,在 p 型层 213 上定义绝缘区 250
,利用离子注入法将所述绝缘区的发光外延层钝化绝缘。具体工艺如下:利用黄光微影技术在 P 型层上定义出绝缘区 250 ,单个绝缘区 250 的宽度为
50~100 μ m ,绝缘区外的区域覆盖光阻材料 220 ,光阻厚度不小于 2 μ m m ,最佳厚度为 3 μ m
。选择磷作为离子源,利用离子注入法将绝缘区 250 的外延层钝化绝缘,形成绝缘部 251 。以离子到达 n
型层为最低注入深度,最佳注入深度为整体外延深度。
如图 9 所示,移除光刻胶,利用真空电子束蒸发镀膜在整个晶片的 P 型层 213
上沉积镜面层,作为高反射电极 230 ,该高反射电极包含 Ag 、 Ni 、 Al 、 Pt 、 Au 、 Ti 的一种或者多种,其总体厚度不小于 3kA
,最佳厚度为 5kA ,蒸镀面为 P 型层中包含未离子注入和离子注入隔离区域的整个外延表面。对高反射电极进行退火操作,最佳退火温度控制在 380
℃左右以获得良好的电性接触和高反射率。
如图 10 所示,在高反射电极层 230 上沉积一层键合金属层 240 ,该键合金属层可包含
Cr 、 Al 、 Pt 、 Au 、 Ti 的一种或者多种。选择一导电衬底 201 ,利用真空电子束蒸发镀膜在导电基板上 201
沉积上述键合金属层,利用晶元键合设备将临时衬底上的外延层与导电衬底键合。导电衬底采用硅、碳化硅、氧化锌、锗、铜、镍、钴、钨其中的一种。
如图 11 所示,移除临时衬底 200 ,而保留于导电衬底 201
上。在本发明的优选实施例,采用蓝宝石作为临时衬底,利用 248nmKrF 气体激光器剥离衬底,激光能量密度设定
800-1000mJ/cm2 。
如图 12 所示,利用 KOH 溶液粗化 n 型层,并利用电子束真空镀膜方式在 N
型半导体上沉积 n 电极。
如图 13 所示,研磨减薄导电衬底,并在导电衬底的背面蒸镀背金电极 232
;在发光外延层的表面上定义切割道,先采用激光沿着切割道从发光外延层的 N
面将外延层分成芯粒单元,再利用钻石刀从导电衬底的背面劈裂分开芯粒。切割道的面积小于绝缘区的面积,所述形成的芯粒的侧壁由钝化绝缘的发光外延层 260
保护。
在本发明中,采用离子注入方式制作的隔离区域因外延层无深度上的损失,而使得晶片表面始终处于平坦状态,这样的键合表面平整,且后续在
KOH 粗化 N
型氮化镓基外延层时无需考虑粗化保护芯粒侧壁的问题,整体制程良率因此可获得极大的提升。而最后制成的芯粒侧壁形成与外延层同质的电学隔离区域,相较于传统垂直结构氮化镓基发光元件采用
SiO2/Si4N3 或者其他有机胶体作为侧壁保护层,此方法制作的垂直结构氮化镓基发光元件的成品稳定性更高。
此外,利用本发明制作垂直结构氮化镓基发光元件相比传统垂直结构氮化镓基发光元件制作过程,省略了 P
面高反射电极和粗化保护等黄光微影工艺步骤,极大程度上简化了制程难度。
很明显地,本发明的说明不应理解为仅仅限制在上述实施例,而是包括利用本发明构思的全部实施方式。
Claims (9)
- 一种垂直结构氮化镓基发光元件的制作方法,包括步骤:提供一临时衬底,在其上外延生长氮化镓基发光外延层,并且所述氮化镓基发光外延层自下而上包括: n 型层,发光层和 p 型层;在所述发光外延层上定义绝缘区,利用离子注入法将所述绝缘区的发光外延层钝化绝缘;在所述发光外延层上依次形成金属反射镜、金属键合层;提供一导电衬底,将其与临时衬底上的发光外延层键合;移除所述临时衬底,露出一发光外延层的表面;在所述露出的发光外延层表面上定义切割道,所述切割道位于绝缘区内,利用激光划片沿所述切割道将发光外延层分割为一系列单元,从导电衬底的背面劈裂形成芯粒。
- 根据权利要求 1 所述的一种垂直结构氮化镓基发光元件的制作方法,其特征在于:所述临时衬底采用蓝宝石、碳化硅、硅、氮化铝、氮化镓其中的一种或者组合。
- 根据权利要求 1 所述的一种垂直结构氮化镓基发光元件的制作方法,其特征在于:利用离子注入法将所述绝缘区的 n 型层之上的发光外延层纯化绝缘。
- 根据权利要求 1 所述的一种垂直结构氮化镓基发光元件的制作方法,其特征在于:利用离子注入法将所述绝缘区的全部发光外延层纯化绝缘。
- 根据权利要求 1 所述的一种垂直结构氮化镓基发光元件的制作方法,其特征在于:所述绝缘区的宽度为 50~100 μ m ,将发光外延层分隔了一系列发光单元。
- 根据权利要求 1 所述的一种垂直结构氮化镓基发光元件的制作方法,其特征在于:在所述发光外延层的整个上表面上形成金属反射镜。
- 根据权利要求 1 所述的一种垂直结构氮化镓基发光元件的制作方法,其特征在于:所述导电衬底采用硅、碳化硅、氧化锌、锗、铜、镍、钴、钨其中的一种或其组合。
- 根据权利要求 1 所述的一种垂直结构氮化镓基发光元件的制作方法,其特征在于:切割道的面积小于绝缘区的面积,所述形成的芯粒的侧壁由钝化绝缘的发光外延层保护。
- 根据权利要求 1 所述的一种垂直结构氮化镓基发光元件的制作方法,其特征在于:还包括在:在移除临时衬底之后,在露出的发光外延层表面做粗化处理。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201210100853.3 | 2012-04-09 | ||
CN2012101008533A CN102779911A (zh) | 2012-04-09 | 2012-04-09 | 一种垂直结构氮化镓基发光元件的制作方法 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2013152657A1 true WO2013152657A1 (zh) | 2013-10-17 |
Family
ID=47124764
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2013/072855 WO2013152657A1 (zh) | 2012-04-09 | 2013-03-19 | 一种垂直结构氮化镓基发光元件的制作方法 |
Country Status (2)
Country | Link |
---|---|
CN (1) | CN102779911A (zh) |
WO (1) | WO2013152657A1 (zh) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN106024825A (zh) * | 2016-06-30 | 2016-10-12 | 上海君万微电子科技有限公司 | 基于氮化物led阵列的无间隙微显示器 |
CN108172591A (zh) * | 2018-01-05 | 2018-06-15 | 广东迅扬科技股份有限公司 | 一种Micro LED彩色显示阵列结构 |
CN115394897A (zh) * | 2022-10-28 | 2022-11-25 | 南昌凯捷半导体科技有限公司 | 一种红光Micro-LED芯片及其制作方法 |
WO2023081043A1 (en) * | 2021-11-02 | 2023-05-11 | Nanosys, Inc. | Light emitting diode array with inactive implanted isolation regions and methods of forming the same |
CN117438515A (zh) * | 2023-12-21 | 2024-01-23 | 江西乾照半导体科技有限公司 | 一种led芯片粗化方法及led芯片 |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102779911A (zh) * | 2012-04-09 | 2012-11-14 | 厦门市三安光电科技有限公司 | 一种垂直结构氮化镓基发光元件的制作方法 |
CN105489717A (zh) * | 2016-01-11 | 2016-04-13 | 西安交通大学 | 一种垂直结构led芯片的制备工艺 |
CN106486575B (zh) * | 2016-10-31 | 2019-03-08 | 厦门市三安光电科技有限公司 | 一种薄膜发光二极管芯片及其制作方法 |
CN112242458B (zh) * | 2019-07-18 | 2022-02-08 | 山东浪潮华光光电子股份有限公司 | 一种改善反极性AlGaInP LED芯片切割质量的方法 |
CN116544322A (zh) * | 2023-07-06 | 2023-08-04 | 江西兆驰半导体有限公司 | 一种GaAs基LED芯片、制备方法及LED |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6071795A (en) * | 1998-01-23 | 2000-06-06 | The Regents Of The University Of California | Separation of thin films from transparent substrates by selective optical processing |
CN101604717A (zh) * | 2009-07-15 | 2009-12-16 | 山东华光光电子有限公司 | 一种垂直GaN基LED芯片及其制作方法 |
CN101728471A (zh) * | 2008-10-27 | 2010-06-09 | Lg伊诺特有限公司 | 半导体发光器件 |
CN102779911A (zh) * | 2012-04-09 | 2012-11-14 | 厦门市三安光电科技有限公司 | 一种垂直结构氮化镓基发光元件的制作方法 |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102315353B (zh) * | 2011-09-30 | 2013-05-22 | 安徽三安光电有限公司 | 一种倒装集成发光二极管及其制备方法 |
-
2012
- 2012-04-09 CN CN2012101008533A patent/CN102779911A/zh active Pending
-
2013
- 2013-03-19 WO PCT/CN2013/072855 patent/WO2013152657A1/zh active Application Filing
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6071795A (en) * | 1998-01-23 | 2000-06-06 | The Regents Of The University Of California | Separation of thin films from transparent substrates by selective optical processing |
CN101728471A (zh) * | 2008-10-27 | 2010-06-09 | Lg伊诺特有限公司 | 半导体发光器件 |
CN101604717A (zh) * | 2009-07-15 | 2009-12-16 | 山东华光光电子有限公司 | 一种垂直GaN基LED芯片及其制作方法 |
CN102779911A (zh) * | 2012-04-09 | 2012-11-14 | 厦门市三安光电科技有限公司 | 一种垂直结构氮化镓基发光元件的制作方法 |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN106024825A (zh) * | 2016-06-30 | 2016-10-12 | 上海君万微电子科技有限公司 | 基于氮化物led阵列的无间隙微显示器 |
CN108172591A (zh) * | 2018-01-05 | 2018-06-15 | 广东迅扬科技股份有限公司 | 一种Micro LED彩色显示阵列结构 |
WO2023081043A1 (en) * | 2021-11-02 | 2023-05-11 | Nanosys, Inc. | Light emitting diode array with inactive implanted isolation regions and methods of forming the same |
CN115394897A (zh) * | 2022-10-28 | 2022-11-25 | 南昌凯捷半导体科技有限公司 | 一种红光Micro-LED芯片及其制作方法 |
CN115394897B (zh) * | 2022-10-28 | 2023-02-28 | 南昌凯捷半导体科技有限公司 | 一种红光Micro-LED芯片及其制作方法 |
CN117438515A (zh) * | 2023-12-21 | 2024-01-23 | 江西乾照半导体科技有限公司 | 一种led芯片粗化方法及led芯片 |
CN117438515B (zh) * | 2023-12-21 | 2024-03-29 | 江西乾照半导体科技有限公司 | 一种led芯片粗化方法及led芯片 |
Also Published As
Publication number | Publication date |
---|---|
CN102779911A (zh) | 2012-11-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2013152657A1 (zh) | 一种垂直结构氮化镓基发光元件的制作方法 | |
EP2261950B1 (en) | LED having vertical structure and method for fabricating the same | |
EP2259344B1 (en) | Light emitting device and manufacturing method for same | |
US9530930B2 (en) | Method of fabricating semiconductor devices | |
CN102299226B (zh) | 一种垂直结构发光二极管及其制造方法 | |
EP3576167A1 (en) | Solid state lighting devices with reduced dimensions and methods of manufacturing | |
US10263093B2 (en) | Optoelectronic semiconductor device and fabrication method thereof | |
TWI761645B (zh) | 半導體元件以及其製造方法 | |
US20230154902A1 (en) | Semiconductor structure and manufacturing method therefor | |
TW202226616A (zh) | 半導體元件以及其製造方法 | |
KR20130110380A (ko) | 반도체 발광소자 및 그 제조방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 13775760 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 13775760 Country of ref document: EP Kind code of ref document: A1 |