WO2012039555A2 - Wafer-level light emitting diode package and method of fabricating the same - Google Patents
Wafer-level light emitting diode package and method of fabricating the same Download PDFInfo
- Publication number
- WO2012039555A2 WO2012039555A2 PCT/KR2011/006544 KR2011006544W WO2012039555A2 WO 2012039555 A2 WO2012039555 A2 WO 2012039555A2 KR 2011006544 W KR2011006544 W KR 2011006544W WO 2012039555 A2 WO2012039555 A2 WO 2012039555A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- layer
- bump
- insulation layer
- light emitting
- contact
- Prior art date
Links
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 31
- 238000009413 insulation Methods 0.000 claims abstract description 243
- 239000004065 semiconductor Substances 0.000 claims abstract description 206
- 230000001681 protective effect Effects 0.000 claims abstract description 27
- 239000000758 substrate Substances 0.000 claims description 78
- 238000000034 method Methods 0.000 claims description 35
- 238000000926 separation method Methods 0.000 claims description 35
- 229910052751 metal Inorganic materials 0.000 claims description 29
- 239000002184 metal Substances 0.000 claims description 29
- 238000000059 patterning Methods 0.000 claims description 16
- 239000007769 metal material Substances 0.000 claims description 10
- 229910052594 sapphire Inorganic materials 0.000 claims description 10
- 239000010980 sapphire Substances 0.000 claims description 10
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 claims description 9
- 238000007747 plating Methods 0.000 claims description 8
- 239000012535 impurity Substances 0.000 claims description 6
- 229910052710 silicon Inorganic materials 0.000 claims description 6
- 239000010703 silicon Substances 0.000 claims description 6
- 239000013078 crystal Substances 0.000 claims 2
- 239000010410 layer Substances 0.000 description 413
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 23
- 239000002356 single layer Substances 0.000 description 12
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 8
- 229910052681 coesite Inorganic materials 0.000 description 8
- 229910052906 cristobalite Inorganic materials 0.000 description 8
- ZKATWMILCYLAPD-UHFFFAOYSA-N niobium pentoxide Chemical compound O=[Nb](=O)O[Nb](=O)=O ZKATWMILCYLAPD-UHFFFAOYSA-N 0.000 description 8
- 239000000377 silicon dioxide Substances 0.000 description 8
- 229910052682 stishovite Inorganic materials 0.000 description 8
- 229910052905 tridymite Inorganic materials 0.000 description 8
- 229910052581 Si3N4 Inorganic materials 0.000 description 7
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 7
- 229910052814 silicon oxide Inorganic materials 0.000 description 7
- 238000005530 etching Methods 0.000 description 6
- 230000017525 heat dissipation Effects 0.000 description 6
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 5
- 150000001875 compounds Chemical class 0.000 description 5
- 238000003491 array Methods 0.000 description 4
- 238000012858 packaging process Methods 0.000 description 4
- 229910052782 aluminium Inorganic materials 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 3
- 238000000465 moulding Methods 0.000 description 3
- 229910002601 GaN Inorganic materials 0.000 description 2
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 238000003486 chemical etching Methods 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 2
- 230000006866 deterioration Effects 0.000 description 2
- 238000007599 discharging Methods 0.000 description 2
- 238000009713 electroplating Methods 0.000 description 2
- 238000000605 extraction Methods 0.000 description 2
- AMGQUBHHOARCQH-UHFFFAOYSA-N indium;oxotin Chemical compound [In].[Sn]=O AMGQUBHHOARCQH-UHFFFAOYSA-N 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000003287 optical effect Effects 0.000 description 2
- 238000000206 photolithography Methods 0.000 description 2
- 229920002120 photoresistant polymer Polymers 0.000 description 2
- 238000005498 polishing Methods 0.000 description 2
- 229920000642 polymer Polymers 0.000 description 2
- 238000002310 reflectometry Methods 0.000 description 2
- 229910052709 silver Inorganic materials 0.000 description 2
- 239000004332 silver Substances 0.000 description 2
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- PMHQVHHXPFUNSP-UHFFFAOYSA-M copper(1+);methylsulfanylmethane;bromide Chemical compound Br[Cu].CSC PMHQVHHXPFUNSP-UHFFFAOYSA-M 0.000 description 1
- 230000007613 environmental effect Effects 0.000 description 1
- 229910052733 gallium Inorganic materials 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 229910052738 indium Inorganic materials 0.000 description 1
- 238000011835 investigation Methods 0.000 description 1
- 230000031700 light absorption Effects 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 238000001451 molecular beam epitaxy Methods 0.000 description 1
- 230000006798 recombination Effects 0.000 description 1
- 238000005215 recombination Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/005—Processes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/15—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components having potential barriers, specially adapted for light emission
- H01L27/153—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components having potential barriers, specially adapted for light emission in a repetitive configuration, e.g. LED bars
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/15—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components having potential barriers, specially adapted for light emission
- H01L27/153—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components having potential barriers, specially adapted for light emission in a repetitive configuration, e.g. LED bars
- H01L27/156—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components having potential barriers, specially adapted for light emission in a repetitive configuration, e.g. LED bars two-dimensional arrays
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/075—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L33/00
- H01L25/0756—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/36—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes
- H01L33/38—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes with a particular shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/36—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes
- H01L33/38—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes with a particular shape
- H01L33/382—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes with a particular shape the electrode extending partially in or entirely through the semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/44—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the coatings, e.g. passivation layer or anti-reflective coating
- H01L33/46—Reflective coating, e.g. dielectric Bragg reflector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/48—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
- H01L33/483—Containers
- H01L33/486—Containers adapted for surface mounting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/48—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
- H01L33/62—Arrangements for conducting electric current to or from the semiconductor body, e.g. lead-frames, wire-bonds or solder balls
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/075—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L33/00
- H01L25/0753—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L33/00 the devices being arranged next to each other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2933/00—Details relating to devices covered by the group H01L33/00 but not provided for in its subgroups
- H01L2933/0008—Processes
- H01L2933/0033—Processes relating to semiconductor body packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/005—Processes
- H01L33/0093—Wafer bonding; Removal of the growth substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/20—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a particular shape, e.g. curved or truncated substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/36—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes
- H01L33/38—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes with a particular shape
- H01L33/387—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes with a particular shape with a plurality of electrode regions in direct contact with the semiconductor body and being electrically interconnected by another electrode layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/48—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
- H01L33/50—Wavelength conversion elements
- H01L33/505—Wavelength conversion elements characterised by the shape, e.g. plate or foil
Definitions
- the invention relates to a light emitting diode package and a method of fabricating the same and, more particularly, to a wafer-level light emitting diode package and a method of fabricating the same.
- a light emitting diode is a semiconductor device that includes an N-type semiconductor and a P-type semiconductor, and emits light through recombination of holes and electrons.
- Such an LED has been used in a wide range of applications such as display devices, traffic lights, and backlight units. Further, considering the potential merits of lower power consumption and longer lifespan than existing electric bulbs or fluorescent lamps, the application range of LEDs has been expanded to general lighting by replacing existing incandescent lamps and fluorescent lamps.
- the LED may be used in an LED module.
- the LED module is manufactured through a process of fabricating an LED chip at a wafer level, a packaging process, and a modulation process. Specifically, semiconductor layers are grown on a substrate such as a sapphire substrate, and subjected to a wafer-level patterning process to fabricate LED chips having electrode pads, followed by division into individual chips (chip fabrication process). Then, after mounting the individual chips on a lead frame or a printed circuit board, the electrode pads are electrically connected to lead terminals via bonding wires, and the LED chips are covered by a molding member, thereby providing an LED package (packaging process). Then, the LED package is mounted on a circuit board such as a metal core printed circuit board (MC-PCB), thereby providing an LED module such as a light source module (modulation process).
- MC-PCB metal core printed circuit board
- a housing and/or the molding member may be provided to the LED chip to protect the LED chip from the external environment.
- a phosphor may be contained in the molding member to convert light emitted by the LED chip so that the LED package may emit a white light, thereby providing a white LED package.
- Such a white LED package may be mounted on the circuit board such as the MC-PCB and a secondary lens may be provided to the LED package to adjust orientation characteristics of light emitted from the LED package, thereby providing a desired white LED module.
- the conventional LED package including the lead frame or printed circuit board may be difficult to achieve miniaturization and satisfactory heat dissipation of the conventional LED package including the lead frame or printed circuit board. Furthermore, luminous efficiency of the LED may be deteriorated due to absorption of light by the lead frame or the printed circuit board, electric resistance heating by the lead terminals, and the like.
- the chip fabrication process, the packaging process, and the modulation process may be separately carried out, thereby increasing time and costs for manufacturing the LED module.
- alternating current (AC) LEDs have been produced and marketed.
- the AC LED includes an LED directly connected to an AC power source to permit continuous emission of light.
- AC LEDs which can be used by being directly connected to a high voltage AC power source, is disclosed in U.S. Patent No. 7,417,259, issued to Sakai, et. al .
- LED elements are arranged in a two-dimensional pattern on an insulating substrate, for example, a sapphire substrate, and are connected in series to form LED arrays.
- the LED arrays are connected in series to each other, thereby providing a light emitting device that can be operated at high voltage. Further, such LED arrays may be connected in reverse parallel to each other on the sapphire substrate, thereby providing a single-chip light emitting device that can be operated to continuously emit light using an AC power supply.
- the AC-LED includes light emitting cells on a growth substrate, for example, on a sapphire substrate
- the AC-LED restricts the structure of the light emitting cells and may limit improvement of light extraction efficiency.
- investigation has been made into a light emitting diode, for example, an AC-LED that is based on a substrate separation process and includes light emitting cells connected in series to each other.
- Exemplary embodiments of the invention provide a wafer-level LED package and a method of fabricating the same, which can be directly formed in a module on a circuit board without using a conventional lead frame or printed circuit board.
- Exemplary embodiments of the invention also provide a wafer-level LED package and a method of fabricating the same, which has high efficiency and exhibits improved heat dissipation.
- Exemplary embodiments of the invention also provide a method of fabricating an LED package, which may reduce manufacturing time and cost of an LED module.
- Exemplary embodiments of the invention also provide an LED module and a method of fabricating the same, which has high efficiency and exhibits improved heat dissipation.
- Exemplary embodiments of the invention also provide a wafer-level light emitting diode package and a method of fabricating the same, which includes a plurality of light emitting cells and may be directly formed in a module on a circuit board without using a conventional lead frame or printed circuit board.
- An exemplary embodiment of the present invention discloses an LED package including: a semiconductor stack including a first conductive type semiconductor layer, an active layer, and a second conductive type semiconductor layer; a plurality of contact holes arranged in the second conductive type semiconductor layer and the active layer, the contact holes exposing the first conductive type semiconductor layer; a first bump arranged on a first side of the semiconductor stack, the first bump being electrically connected to the first conductive type semiconductor layer via the plurality of contact holes; a second bump arranged on the first side of the semiconductor stack, the second bump being electrically connected to the second conductive type semiconductor layer; and a protective insulation layer covering a sidewall of the semiconductor stack.
- An exemplary embodiment of the present invention also discloses a light emitting diode module including the LED package according to the aforementioned exemplary embodiments.
- the LED module may include a circuit board; the LED package mounted on the circuit board; and a lens to adjust an orientation angle of light emitted from the LED package.
- An exemplary embodiment of the present invention also discloses a method of fabricating an LED package.
- the method includes forming a semiconductor stack including a first conductive type semiconductor layer, an active layer, and a second conductive type semiconductor layer on a first substrate; patterning the semiconductor stack to form a chip separation region; patterning the second conductive type semiconductor layer and the active layer to form a plurality of contact holes exposing the first conductive type semiconductor layer; forming a protective insulation layer covering a sidewall of the semiconductor stack in the chip separation region; and forming a first bump and a second bump on the semiconductor stack.
- the first bump is electrically connected to the first conductive type semiconductor layer via the plurality of contact holes
- the second bump is electrically connected to the second conductive type semiconductor layer.
- An exemplary embodiment of the present invention also discloses a light emitting diode package.
- the LED package includes a plurality of light emitting cells each including a first conductive type semiconductor layer, an active layer, and a second conductive type semiconductor layer; a plurality of contact holes arranged in the second conductive type semiconductor layer and the active layer of each of the light emitting cells, the contact holes exposing the first conductive type semiconductor layer thereof; a protective insulation layer covering a sidewall of each of the light emitting cells; a connector located arranged on a first side of the light emitting cells and electrically connecting two adjacent light emitting cells to each other; a first bump arranged on the first side of the light emitting cells and electrically connected to the first conductive type semiconductor layer via the plurality of contact holes of a first light emitting cell of the light emitting cells; and a second bump arranged in the first side of the light emitting cells and electrically connected to the second conductive type semiconductor layer of a second light emitting cell of the light emitting cells.
- An exemplary embodiment of the present invention also discloses a light emitting diode module including the LED package described above.
- the module includes a circuit board; the LED package arranged on the circuit board; and a lens to adjust an orientation angle of light emitted from the LED package.
- An exemplary embodiment of the present invention also discloses a method of fabricating an LED package including a plurality of light emitting cells.
- the method includes forming a semiconductor stack including a first conductive type semiconductor layer, an active layer, and a second conductive type semiconductor layer on a first substrate; patterning the semiconductor stack to form a chip separation region and a light emitting cell separation region; patterning the second conductive type semiconductor layer and the active layer to form a plurality of light emitting cells, each light emitting cell having a plurality of contact holes exposing the first conductive type semiconductor layer; forming a protective insulation layer covering a sidewall of the semiconductor stack in the chip separation region and the light emitting cell separation region; forming a connector connecting adjacent light emitting cells in series to each other; and forming a first bump and a second bump on the plurality of light emitting cells.
- the first bump is electrically connected to the first conductive type semiconductor layer via the plurality of contact holes of a first light emitting cell of the light emitting cells
- the second bump is electrically connected to the second conductive type semiconductor layer of a second light emitting cell of the light emitting cells.
- Figure 1 is a schematic sectional view of a light emitting diode package according to a first exemplary embodiment of the invention.
- Figure 2 is a schematic sectional view of a light emitting diode package according to a second exemplary embodiment of the invention.
- Figure 3 is a sectional view of a light emitting diode module including the light emitting diode package according to the first exemplary embodiment.
- Figure 4 to Figure 12 show a method of fabricating the light emitting diode package according to the first exemplary embodiment, in which (a) is a plan view and (b) is a sectional view taken along line A-A of (a) in Figure 5 to Figure 10.
- Figure 13 is a sectional view showing a method of fabricating the light emitting diode package according to the second exemplary embodiment of the invention.
- Figure 14 is a schematic sectional view of a light emitting diode package according to a third exemplary embodiment of the invention.
- Figure 15 is a schematic sectional view of a light emitting diode package according to a fourth exemplary embodiment of the invention.
- Figure 16 is a sectional view of a light emitting diode module including the light emitting diode package according to the third exemplary embodiment.
- Figure 17 to Figure 26 show a method of fabricating the light emitting diode package according to the third exemplary embodiment, in which (a) is a plan view and (b) is a sectional view taken along line A-A of (a) in Figure 18 to Figure 23.
- Figure 27 is a sectional view showing a method of fabricating the light emitting diode package according to the fourth exemplary embodiment of the invention.
- Figure 1 is a schematic sectional view of an LED package 100 according to a first exemplary embodiment of the invention.
- the LED package 100 may include a semiconductor stack 30, a first contact layer 35, a second contact layer 31, a first insulation layer 33, a second insulation layer 37, a first electrode pad 39a, a second electrode pad 39b, a first bump 45a, and a second bump 45b.
- the LED package 100 may further include an insulation layer 43, a dummy bump 45c, and a wavelength convertor 51.
- the semiconductor stack 30 includes a first conductive type upper semiconductor layer 25, an active layer 27, and a second conductive type lower semiconductor layer 29.
- the active layer 27 is interposed between the upper and lower semiconductor layers 25, 29.
- the active layer 27 and the upper and lower semiconductor layers 25, 29 may be composed of a III-N based compound semiconductor, for example, (Al, Ga, In)N semiconductor.
- Each of the upper and lower semiconductor layers 25, 29 may be a single layer or multiple layers.
- the upper and/or lower semiconductor layers 25, 29 may include a super lattice layer in addition to a contact layer and a clad layer.
- the active layer 27 may have a single quantum well structure or a multi-quantum well structure.
- the first conductive type may be an n-type and the second conductive type may be a p-type. Alternatively, the first conductive type may be a p-type and the second conductive type may be an n-type.
- the upper semiconductor layer 25 can be formed of an n-type semiconductor layer having relatively low specific resistance, the upper semiconductor layer 25 may have a relatively high thickness. Therefore, a roughened surface R may be formed on an upper surface of the upper semiconductor layer 25, in which the roughened surface R enhances extraction efficiency of light generated in the active layer 27.
- the semiconductor stack 30 has a plurality of contact holes 30a (see Figure 5(b)) formed through the second conductive type lower semiconductor layer 29 and the active layer 27 to expose the first conductive type upper semiconductor layer, and the first contact layer 35 contacts the first conductive type upper semiconductor layer 25 exposed in the plurality of contact holes.
- the second contact layer 31 contacts the second conductive type lower semiconductor layer 29.
- the second contact layer 31 includes a reflective metal layer to reflect light generated in the active layer 27. Further, the second contact layer 31 may form an ohmic contact with the second conductive type lower semiconductor layer 29.
- the first insulation layer 33 covers the second contact layer 31. Further, the first insulation layer 33 covers a sidewall of the semiconductor stack 30 exposed in the plurality of contact holes 30a. In addition, the first insulation layer 33 may cover a side surface of the semiconductor stack 30. The first insulation layer 33 insulates the first contact layer 35 from the second contact layer 31 while insulating the second conductive type lower semiconductor layer 29 and the active layer 27 exposed in the plurality of contact holes 30a from the first contact layer 35.
- the first insulation layer 33 may be composed of a single layer or multiple layers, such as a silicon oxide or silicon nitride film.
- the first insulation layer 33 may be composed of a distributed Bragg reflector, which is formed by alternately stacking insulation layers having different indices of refraction, for example, SiO 2 /TiO 2 or SiO 2 /Nb 2 O 5 .
- the first contact layer 35 is located under the first insulation layer 33 and contacts the first conductive type upper semiconductor layer 25 through the first insulation layer 33 in the plurality of contact holes 30a.
- the first contact layer 35 includes contact sections 35a contacting the first conductive type upper semiconductor layer 25, and a connecting section 35b connecting the contact sections 35a to each other. Therefore, the contact sections 35a are electrically connected to each other by the connecting section 35b.
- the first contact layer 35 is formed under some regions of the first insulation layer 33 and may be composed of a reflective metal layer.
- the second insulation layer 37 covers the first contact layer 35 under the first contact layer 35.
- the second insulation layer 37 covers the first insulation layer 33 while covering a side surface of the semiconductor stack 30.
- the second insulation layer 37 may be composed of a single layer or multiple layers. Further, the second insulation layer 37 may be a distributed Bragg reflector.
- the first and second electrode pads 39a, 39b are located under the second insulation layer 37.
- the first electrode pad 39a may be connected to the first contact layer 35 through the second insulation layer 37.
- the second electrode pad 39b may be connected to the second contact layer 31 through the second insulation layer 37 and the first insulation layer 33.
- the first bump 45a and the second bump 45b are located under the first and second electrode pads 39a, 39b to be connected thereto, respectively.
- the first and second bumps 45a, 45b may be formed by plating.
- the first and second bumps 45a, 45b are terminals electrically connected to a circuit board such as an MC-PCB and have coplanar distal ends.
- the first electrode pad 39a may be formed at the same level as that of the second electrode pad 39b, so that the first bump 45a and the second bump 45b may also be formed on the same plane. Therefore, the first and second bumps 45a, 45b may have the same height.
- the dummy bump 45c may be located between the first bump 45a and the second bump 45b.
- the dummy bump 45c may be formed together with the first and second bumps 45a and 45b to provide a heat passage for discharging heat from the semiconductor stack 30.
- the insulation layer 43 may cover side surfaces of the first and second bumps 45a, 45b.
- the insulation layer 43 may also cover a side surface of the dummy bump 45c.
- the insulation layer 43 fills spaces between the first bump 45a, the second bump 45b and the dummy bump 45c to prevent moisture from entering the semiconductor stack 30 from outside.
- the insulation layer 43 also covers side surfaces of the first and second electrode pads 39a, 39b to protect the first and second electrode pads 39a, 39b from external environmental factors such as moisture.
- the insulation layer 43 may be configured to cover the overall side surfaces of the first and second bumps 45a, 45b, the invention is not limited thereto.
- the insulation layer 43 may cover the side surfaces of the first and second bumps 45a, 45b except for some regions of the side surface near distal ends of the first and second bumps.
- the insulation layer 43 is illustrated as covering the side surfaces of the first and second electrode pads 39a and 39b, but the invention is not limited thereto.
- another insulation layer may be used to cover the first and second electrode pads 39a, 39b and the insulation layer 43 may be formed under the other insulation layer.
- the first and second bumps 45a, 45b may be connected to the first and second electrode pads 39a, 39b through the other insulation layer.
- the wavelength convertor 51 may be located on the first conductive type upper semiconductor layer 25 opposite to the rest of the semiconductor stack 30.
- the wavelength convertor 51 may contact an upper surface of the first conductive type upper semiconductor layer 25.
- the wavelength convertor 51 may be a phosphor sheet having a uniform thickness without being limited thereto.
- the wavelength converter 51 may be a substrate, for example, a sapphire substrate or a silicon substrate, which is doped with an impurity for wavelength conversion.
- the side surface of the semiconductor stack 30 is covered with a protective insulation layer.
- the protective insulation layer may include, for example, the first insulation layer 33 and/or the second insulation layer 37.
- the first contact layer 35 may be covered with the second insulation layer 37 to be protected from an external environment and the second contact layer 31 may be covered with the first insulation layer 33 and the second insulation layer 37 to be protected from an external environment.
- the first and second electrode pads 39a, 39b are also protected by, for example, the insulation layer 43. Accordingly, it is possible to prevent deterioration of the semiconductor stack 30 due to moisture.
- the wavelength convertor 51 may be attached to the first conductive type upper semiconductor layer 25 at a wafer-level, and then divided together with the protective insulation layer during a chip separation process. Therefore, a side surface of the wavelength convertor 51 may be in a line with the protective insulation layer. That is, the side surface of the wavelength converter 51 may be flush along a straight line with a side surface of the protective insulation layer. Further, the side surface of the wavelength convertor 51 may be in a line with a side surface of the insulation layer 43. Thus, the side surfaces of the wavelength converter 51, the protective insulation layer, and the insulation layer 43 may all be flush along a straight line.
- Figure 2 is a schematic sectional view of a light emitting diode package 200 according to a second exemplary embodiment of the invention.
- the LED package 200 is similar to the LED package 100 according to the above exemplary embodiment. In the present exemplary embodiment, however, first and second bumps 65a, 65b are formed in a substrate 61.
- the substrate 61 includes through-holes, which have the first and second bumps 65a, 65b formed therein, respectively.
- the substrate 61 is an insulation substrate, for example, a sapphire substrate or a silicon substrate, but is not limited thereto.
- the substrate 61 having the first and second bumps 65a, 65b may be attached to a first electrode pad 39a and a second electrode pad 39b.
- an insulation layer 49 may cover side surfaces and bottom surfaces of the first and second electrode pads 39a, 39b.
- the insulation layer 49 may have openings, which expose the first and second electrode pads 39a, 39b, and additional metal layers 67a, 67b are then formed in the openings.
- the additional metal layers 67a, 67b may be composed of a bonding metal.
- Figure 3 is a sectional view of a light emitting diode module including the LED package 100 according to the first exemplary embodiment.
- the LED module includes a circuit board 71, for example, an MC-PCB, the LED package 100, and a lens 81.
- the circuit board 71 for example, the MC-PCB, has connection pads 73a, 73b for mounting the LED packages 100 thereon.
- the first and second bumps 45a, 45b (see Figure 1) of the LED package 100 are connected to the connection pads 73a, 73b, respectively.
- a plurality of LED packages 100 may be mounted on the circuit board 71 and the lens 81 may be disposed on the LED packages 100 to adjust an orientation angle of light emitted from the LED packages 100.
- the light emitting diode packages 200 may be mounted on the circuit board instead of the LED packages 100.
- Figure 4 to Figure 12 show a method of fabricating the LED package 100 according to the first exemplary embodiment.
- (a) is a plan view and (b) is a sectional view taken along line A-A of (a).
- a semiconductor stack 30, which includes a first conductive type semiconductor layer 25, an active layer 27 and a second conductive type semiconductor layer 29, is formed on a growth substrate 21.
- the growth substrate 21 may be a sapphire substrate but is not limited thereto. Alternatively, the growth substrate 21 may be another kind of heterogeneous substrate, for example, a silicon substrate.
- Each of the first and second conductive type semiconductor layers 25, 29 may be composed of a single layer or multiple layers.
- the active layer 27 may have a single-quantum well structure or multi-quantum well structure.
- the compound semiconductor layers may be formed of III-N based compound semiconductor on the growth substrate 21 by metal organic chemical vapor deposition (MOCVD) or molecular beam epitaxy (MBE).
- MOCVD metal organic chemical vapor deposition
- MBE molecular beam epitaxy
- a buffer layer (not shown) may be formed before forming the compound semiconductor layers.
- the buffer layer is formed to relieve lattice mismatch between the growth substrate 21 and the compound semiconductor layers and may be formed of a GaN-based material layer such as gallium nitride or aluminum nitride.
- the semiconductor stack 30 is patterned to form a chip (package) separation region 30b while patterning the second conductive type semiconductor layer 29 and the active layer 27 to form a plurality of contact holes 30a exposing the first conductive type semiconductor layer 25.
- the semiconductor stack 30 may be patterned by photolithography and etching processes.
- the chip separation region 30b is a region for dividing the LED package structure into individual LED packages and side surfaces of the first conductive type semiconductor layer 25, the active layer 27 and the second conductive type semiconductor layer 29 are exposed on the chip separation region 30b.
- the chip separation region 30b may be configured to expose the substrate 21 without being limited thereto.
- the plurality of contact holes 30a may have a circular shape, but is not limited thereto.
- the contact holes 30 may have a variety of shapes.
- the second conductive type semiconductor layer 29 and the active layer 27 are exposed to sidewalls of the plurality of contact holes 30a. As shown, the contact holes 30a may have slanted sidewalls.
- a second contact layer 31 is formed on the second conductive type semiconductor layer 29.
- the second contact layer 31 is formed on the semiconductor stack 30 except for regions corresponding to the plurality of contact holes 30a.
- the second contact layer 31 may include a transparent conductive oxide film such as indium tin oxide (ITO) or a reflective metal layer such as silver (Ag) or aluminum (Al).
- ITO indium tin oxide
- the second contact layer 31 may be composed of a single layer or multiple layers.
- the second contact layer 31 may also be configured to form an ohmic contact with the second conductive type semiconductor layer 29.
- the second contact layer 31 may be formed before or after formation of the plurality of contact holes 30a.
- a first insulation layer 33 is formed to cover the second contact layer 31.
- the first insulation layer 33 may cover the side surface of the semiconductor stack 30 exposed to the chip separation region 30b while covering the sidewalls of the plurality of contact holes 30a.
- the first insulation layer 33 may have openings 33a, which expose the first conductive type semiconductor layer 25 in the plurality of contact holes 30a.
- the first insulation layer 33 may be composed of a single layer or multiple layers, such as a silicon oxide or silicon nitride film.
- the first insulation layer 33 may be composed of a distributed Bragg reflector, which is formed by alternately stacking insulation layers having different indices of refraction.
- the first insulation layer 33 may be formed by alternately stacking SiO 2 /TiO 2 or SiO 2 /Nb 2 O 5 .
- the first insulation layer 33 may be formed to provide a distributed Bragg reflector having high reflectivity over a wide wavelength range of blue, green, and red light by adjusting the thickness of each of the insulation layers.
- a first contact layer 35 is formed on the first insulation layer 33.
- the first contact layer 35 includes contact sections 35a contacting the first conductive type upper semiconductor layer 25 exposed in the contact holes 30a, and a connecting section 35b connecting the contact sections 35a to each other.
- the first contact layer 35 may be composed of a reflective metal layer, but is not limited thereto.
- the first contact layer 35 is formed on some regions of the semiconductor stack 30, so that the first insulation layer 33 is exposed on other regions of the semiconductor stack 30 where the first contact layer 35 is not formed.
- a second insulation layer 37 is formed on the first contact layer 35.
- the second insulation layer 37 may be composed of a single layer or multiple layers, such as a silicon oxide or silicon nitride film. Further, the second insulation layer 37 may be composed of a distributed Bragg reflector, which is formed by alternately stacking insulation layers having different indices of refraction.
- the second insulation layer 37 may cover the first contact layer 35 while covering the first insulation layer 33.
- the second insulation layer 37 may also cover the side surface of the semiconductor stack 30 in the chip separation region 30b.
- the second insulation layer 37 has an opening 37a which exposes the first contact layer 35. Further, the second insulation layer 37 and the first insulation layer 33 are formed with an opening 37b, which exposes the second contact layer 31.
- first and second electrode pads 39a, 39b are formed on the second insulation layer 37.
- the first electrode pad 39a is connected to the first contact layer 35 through the opening 37a and the second electrode pad 39b is connected to the second contact layer 31 through the opening 37b.
- the first electrode pad 39a is separated from the second electrode pad 39b and each of the first and second electrode pads 39a, 39b may have a relatively large area from a top perspective, for example, an area not less than 1/3 of the area of the LED package.
- an insulation layer 43 is formed on the first and second electrode pads 39a, 39b.
- the insulation layer 43 covers the first and second electrode pads 39a, 39b and has grooves which expose upper surfaces of the electrode pads 39a, 39b. Further, the insulation layer 43 may have a groove which exposes the second insulation layer 37 between the first and second electrode pads 39a, 39b.
- first and second bump 45a, 45b are formed in the grooves of the insulation layer 43, and a dummy bump 45c may be formed between the first bump and the second bump.
- the bumps may be formed by plating, for example, electroplating, using a metallic material. If necessary, a seed layer for plating may also be formed.
- the insulation layer 43 may be removed.
- the insulation layer 43 may be formed of a polymer such as photoresist and may be removed after the bumps are formed. Alternatively, the insulation layer 43 may remain to protect the side surfaces of the first and second bumps 45a, 45b.
- the insulation layer 43 is illustrated as being directly formed on the first and second electrode pads 39a, 39b.
- another insulation layer may be formed to cover the first and second electrode pads 39a, 39b.
- the other insulation layer may be configured to have openings exposing the first and second electrode pads 39a, 39b. Then, the processes of forming the insulation layer 43 and the bumps may be carried out.
- the growth substrate 21 is removed and a wavelength convertor 51 is attached to the first conductive type semiconductor layer 25.
- the growth substrate 21 may be removed by an optical technique such as laser lift-off (LLO), mechanical polishing or chemical etching.
- the exposed surface of the first conductive type semiconductor layer 25 is subjected to anisotropic etching such as photoelectrochemical (PEC) etching to form a roughened surface on the exposed first conductive type semiconductor layer 25.
- anisotropic etching such as photoelectrochemical (PEC) etching to form a roughened surface on the exposed first conductive type semiconductor layer 25.
- the wavelength convertor such as a phosphor sheet containing phosphors may be attached to the first conductive type semiconductor layer 25.
- the growth substrate 21 may contain an impurity for converting a wavelength of light generated in the active layer 27.
- the growth substrate 21 may be used as the wavelength convertor 51.
- the LED package structure is divided into individual packages along the chip separation region 30b, thereby providing finished LED packages 100.
- the second insulation layer 37 is cut together with the wavelength convertor 51 so that cut planes thereof can be formed in a line.
- Figure 13 is a sectional view showing a method of fabricating the LED package 200 according to the second exemplary embodiment of the present invention.
- the processes until the first and second electrode pads 39a, 39b are formed are the same as those of the method of fabricating the LED package 100 described above ( Figures 10 (a) and (b)).
- an insulation layer 49 is formed to cover the first and second electrode pads 39a, 39b.
- the insulation layer 49 may cover side surfaces of the first and second electrode pads 39a, 39b to protect the first and second electrode pads 39a, 39b.
- the insulation layer 49 has openings which expose the first and second electrode pads 39a, 39b. Additional metal layers 67a, 67b are then formed in the openings.
- the additional metal layers 67a, 67b may be composed of a bonding metal.
- the substrate 61 is bonded to the first and second electrode pads 39a, 39b.
- the substrate 61 may have through-holes, in which the first and second bumps 65a, 65b may be formed. Further, the first and second bumps may be formed at distal ends thereof with pads 69a, 69b.
- the substrate 61 having the first and second bumps 65a, 65b and the pads 69a, 69b may be separately prepared and bonded to a wafer having the first and second electrode pads 39a, 39b.
- the growth substrate 21 is removed and a wavelength convertor 51 may be attached to the first conductive type semiconductor layer 25, followed by division of the LED package structure into individual LED packages.
- a wavelength convertor 51 may be attached to the first conductive type semiconductor layer 25, followed by division of the LED package structure into individual LED packages.
- Figure 14 is a sectional view of an LED package 300 according to a third exemplary embodiment of the present invention.
- the LED package 300 may include a semiconductor stack 130, which is divided into a plurality of light emitting cells (only two light emitting cells S1, S2 are shown herein), a first contact layer 135, a second contact layer 131, a first insulation layer 133, a second insulation layer 137, a first electrode pad 139a, a second electrode pad 139b, a connector 139c connecting adjacent light emitting cells to each other in series, a first bump 145a and a second bump 145b. Further, the LED package 300 may include a third insulation layer 141, an insulation layer 143, a dummy bump 145c, a wavelength convertor 151, and additional metal layers 140a, 140b.
- the semiconductor stack 130 includes a first conductive type upper semiconductor layer 125, an active layer 127, and a second conductive type lower semiconductor layer 129.
- the semiconductor stack 130 of the present exemplary embodiment is similar to the semiconductor stack 30 described in Figure 1, and a detailed description thereof will be omitted herein.
- Each of the light emitting cells S1, S2 has a plurality of contact holes 130a (see Figure 18(b)) extending through the second conductive type lower semiconductor layer 129 and the active layer 127 to expose the first conductive type upper semiconductor layer, and the first contact layer 135 contacts the first conductive type upper semiconductor layer 125 exposed in the plurality of contact holes.
- the light emitting cells S1, S2 are separated from each other by a cell separation region 130b (see Figure 18(b)).
- the second contact layer 131 contacts the second conductive type lower semiconductor layer 129 of each of the light emitting cells S1, S2.
- the second contact layer 131 includes a reflective metal layer to reflect light generated in the active layer 127. Further, the second contact layer 131 may form an ohmic contact with the second conductive type lower semiconductor layer 129.
- the first insulation layer 133 covers the second contact layer 131. Further, the first insulation layer 133 covers a sidewall of the semiconductor stack 130 exposed in the plurality of contact holes 130a. In addition, the first insulation layer 133 may cover a side surface of each of the light emitting cells S1, S2. The first insulation layer 133 insulates the first contact layer 135 from the second contact layer 131 while insulating the second conductive type lower semiconductor layer 129 and the active layer 127 exposed in the plurality of contact holes 130a from the first contact layer 35.
- the first insulation layer 133 may be composed of a single layer or multiple layers, such as a silicon oxide or silicon nitride film.
- the first insulation layer 133 may be composed of a distributed Bragg reflector, which is formed by alternately stacking insulation layers having different indices of refraction, for example, SiO 2 /TiO 2 or SiO 2 /Nb 2 O 5 .
- the first contact layer 135 is located under the first insulation layer 133 and contacts the first conductive type upper semiconductor layer 125 through the first insulation layer 133 in the plurality of contact holes 130a in each of the light emitting cells S1, S2.
- the first contact layer 135 includes contact sections 135a contacting the first conductive type upper semiconductor layer 125, and a connecting section 135b connecting the contact sections 135a to each other. Therefore, the contact sections 135a are electrically connected to each other by the connecting section 135b.
- the first contact layers 135 located under the respective light emitting cells S1, S2 are separated from each other and formed under some regions of the first insulation layer 133.
- the first contact layer 135 may be composed of a reflective metal layer.
- the second insulation layer 137 covers the first contact layer 135 under the first contact layer 135.
- the second insulation layer 137 may cover the first insulation layer 133 while covering the side surface of each of the light emitting cells S1, S2.
- the second insulation layer 137 may be composed of a single layer or multiple layers.
- the second insulation layer 37 may be composed of a distributed Bragg reflector.
- the first electrode pad 139a and the second electrode pad 139b are located under the second insulation layer 137.
- the first electrode pad 139a may be connected to the first contact layer 135 of a first light emitting cell S1 through the second insulation layer 137.
- the second electrode pad 139b may be connected to the second contact layer 31 of a second light emitting cell S2 through the second insulation layer 137 and the first insulation layer 133.
- the connector 139c is located under the second insulation layer 137 and electrically connects two adjacent light emitting cells S1, S2 to each other through the second insulation layer 137.
- the connector 139c may connect the second contact layer 131 of one light emitting cell S1 to the first contact layer 135 of another light emitting cell S2 adjacent thereto, so that the two light emitting cells S1, S2 are connected in series to each other.
- two light emitting cells S1, S2 are illustrated. However, it should be understood that two or more light emitting cells may be connected in series to each other by a plurality of connectors 139c.
- the first and second electrode pads 139a, 139b may be connected in series to the light emitting cells S1, S2 located at opposite ends of such series array.
- the third insulation layer 141 may cover the first electrode pad 139a, the second electrode pad 139b and the connector 139c under the first electrode pad 139a, the second electrode pad 139b and the connector 139c.
- the third insulation layer 141 may have an opening exposing the first electrode pad 139a and the second electrode pad 139b.
- the third insulation layer 141 may be formed of a silicon oxide or silicon nitride film.
- the first bump 145a and the second bump 145b are located under the first and second electrode pads 139a, 139b, respectively.
- the first and second bumps 145a, 145b may be formed by plating.
- the first and second bumps 145a, 145b are terminals electrically connected to a circuit board such as an MC-PCB and have distal ends coplanar with each other.
- the first electrode pad 139a may be formed at the same level as that of the second electrode pad 139b, so that the first bump 45a and the second bump 45b may also be formed on the same plane. Therefore, the first and second bumps 45a, 45b may have the same height.
- the additional metal layers 140a, 140b may be interposed between the first bump 145a and the first electrode pad 139a and between the second bump 145b and the second electrode pad 139b.
- the additional metal layers 140a, 140b are provided to form the first and second electrode pads 139a, 139b to be higher than the connector 139c and may be located inside openings of the third insulation layer 141.
- the first and second electrode pads 139a, 139b and the additional metal layers 140a, 140b may constitute final electrode pads.
- the dummy bump 145c may be located between the first bump 145a and the second bump 145b.
- the dummy bump 145c may be formed together with the first and second bump 145a, 145b to provide a heat passage for discharging heat from the light emitting cells S1, S2.
- the dummy bump 145c is separated from the connector 139c by the third insulation layer 141.
- the insulation layer 143 may cover side surfaces of the first and second bumps 145a, 145b.
- the insulation layer 143 may also cover a side surface of the dummy bump 145c.
- the insulation layer 143 fills spaces between the first bump 145a, the second bump 145b and the dummy bump 145c to prevent moisture from entering the semiconductor stack 130 from outside.
- the insulation layer 143 may be configured to cover the overall side surfaces of the first and second bumps 145a, 145b, the invention is not limited thereto.
- the insulation layer 143 may cover the side surfaces of the first and second bumps 145a, 145b except for some regions of the side surface near distal ends of the first and second bumps.
- the wavelength convertor 151 may be located on the light emitting cells S1, S2.
- the wavelength convertor 151 may contact an upper surface of the first conductive type upper semiconductor layer 125.
- the wavelength convertor 151 also covers a cell separation region 130b and a chip separation region.
- the wavelength convertor 151 may be a phosphor sheet having a uniform thickness without being limited thereto.
- the wavelength converter 51 may be a substrate, for example, a sapphire substrate or a silicon substrate, which is doped with an impurity for wavelength conversion.
- the side surfaces of the light emitting cells S1, S2 are covered with a protective insulation layer.
- the protective insulation layer may include, for example, the first insulation layer 133 and/or the second insulation layer 137.
- the first contact layer 135 may be covered with the second insulation layer 137 to be protected from external environment and the second contact layer 131 may be covered with the first insulation layer 133 and the second insulation layer 137 to be protected from external environment.
- the first and second electrode pads 139a, 139b are also protected by, for example, the third insulation layer 141. Accordingly, it is possible to prevent deterioration of the light emitting cells S1, S2 due to moisture.
- the wavelength convertor 151 may be attached to the first conductive type upper semiconductor layer 125 at a wafer-level, and then divided together with the protective insulation layer during a chip separation process (or package separation process). Therefore, a side surface of the wavelength convertor 151 may be in a line with the protective insulation layer. Further, the side surface of the wavelength convertor 151 may be in a line with a side surface of the insulation layer 143.
- Figure 15 is a schematic sectional view of a light emitting diode package 400 according to a fourth exemplary embodiment of the present invention.
- the LED package 400 is similar to the LED package 300 according to the above exemplary embodiment. In present exemplary embodiment, however, first and second bumps 165a, 165b are formed in a substrate 161.
- the substrate 161 includes through-holes, which have the first and second bumps 165a, 165b formed therein, respectively.
- the substrate 161 is an insulation substrate, for example, a sapphire substrate or a silicon substrate, but is not limited thereto.
- the substrate 161 having the first and second bumps 165a, 165b may be attached to a third insulation layer 141, and the first and second bumps 165a, 165b may be connected to first and second electrode pads 139a, 139b, respectively.
- the first and second bumps 165a, 165b may be bonded to additional metal layers 140a, 140b, respectively.
- Figure 16 is a sectional view of a light emitting diode module including the LED packages 300 according to the third exemplary embodiment on a circuit board.
- the LED module includes a circuit board 171, for example, an MC-PCB, the LED package 300, and a lens 181.
- the circuit board 171, for example, the MC-PCB has connection pads 173a, 173b for mounting the LED packages 300 thereon.
- the first and second bumps 145a, 145b (see Figure 14) of the LED package 300 are connected to the connection pads 73a, 73b, respectively.
- a plurality of LED packages 300 may be mounted on the circuit board 171 and the lens 181 may be disposed on the LED packages 300 to adjust an orientation angle of light emitted from the LED packages 300.
- the light emitting diode packages 400 may be mounted on the circuit board.
- Figure 17 to Figure 25 show a method of fabricating the LED package 300 according to the third exemplary embodiment.
- (a) is a plan view and (b) is a sectional view taken along line A-A of (a).
- a semiconductor stack 130 which includes a first conductive type semiconductor layer 125, an active layer 127 and a second conductive type semiconductor layer 129, is formed on a growth substrate 121.
- the growth substrate 121 and the semiconductor stack 130 are similar to the substrate 21 and the semiconductor stack 30 described with reference to Figure 4, and a detailed description thereof will thus be omitted herein.
- the semiconductor stack 130 is patterned to form a chip (package) separation region 130c and a cell separation region 130b while patterning the second conductive type semiconductor layer 129 and the active layer 127 to form light emitting cells S1, S2, each having a plurality of contact holes 130a exposing the first conductive type semiconductor layer 125.
- the semiconductor stack 130 may be patterned by photolithography and etching processes.
- the chip separation region 130c is a region for dividing the LED package structure into individual LED packages and side surfaces of the first conductive type semiconductor layer 125, the active layer 127 and the second conductive type semiconductor layer 129 are exposed at the chip separation region 130c.
- the chip separation region 130c and the cell separation region 130b may be configured to expose the substrate 121 without being limited thereto.
- the plurality of contact holes 130a may have a circular shape, but is not limited thereto.
- the contact holes 130 may have a variety of shapes.
- the second conductive type semiconductor layer 129 and the active layer 127 are exposed to sidewalls of the plurality of contact holes 130a.
- the contact holes 130a may have slanted sidewalls.
- a second contact layer 131 is formed on the second conductive type semiconductor layer 129.
- the second contact layer 131 is formed on the semiconductor stack 130 in each of the light emitting cells S1, S2 except for regions corresponding to the plurality of contact holes 130a.
- the second contact layer 131 may include a transparent conductive oxide film such as indium tin oxide (ITO) or a reflective metal layer such as silver (Ag) or aluminum (Al).
- the second contact layer 131 may be composed of a single layer or multiple layers.
- the second contact layer 131 may also be configured to form an ohmic contact with the second conductive type semiconductor layer 129.
- the second contact layer 131 may be formed before or after the formation of the plurality of contact holes 130a
- a first insulation layer 133 is formed to cover the second contact layer 131.
- the first insulation layer 133 may cover the side surface of each of the light emitting cells S1, S2 while covering the sidewalls of the plurality of contact holes 130a.
- the first insulation layer 133 may have openings 133a, which expose the first conductive type semiconductor layer 125 in the plurality of contact holes 130a.
- the first insulation layer 133 may be composed of a single layer or multiple layers, such as a silicon oxide or silicon nitride film.
- the first insulation layer 133 may be composed of a distributed Bragg reflector, which is formed by alternately stacking insulation layers having different indices of refraction.
- the first insulation layer 133 may be formed by alternately stacking SiO 2 /TiO 2 or SiO 2 /Nb 2 O 5 .
- the first insulation layer 133 may be formed to provide a distributed Bragg reflector having high reflectivity over a wide wavelength range of blue, green, and red light by adjusting the thickness of each of the insulation layers.
- a first contact layer 135 is formed on the first insulation layer 133.
- the first contact layer 135 is formed on each of the light emitting cells S1, S2, and includes contact sections 35a contacting the first conductive type upper semiconductor layer 125 exposed in the contact holes 130a and a connecting section 135b connecting the contact sections 135a to each other.
- the first contact layer 135 may be composed of a reflective metal layer, but is not limited thereto.
- the first contact layer 135 is formed on some regions of each of the light emitting cells S1, S2, so that the first insulation layer 133 is exposed at other regions of the semiconductor stack 130 where the first contact layer 135 is not formed.
- a second insulation layer 137 is formed on the first contact layer 135.
- the second insulation layer 137 may be composed of a single layer or multiple layers, such as a silicon oxide or silicon nitride film.
- the second insulation layer 137 may be composed of a distributed Bragg reflector, which is formed by alternately stacking insulation layers having different indices of refraction.
- the second insulation layer 137 may cover the first contact layer 135 while covering the first insulation layer 133.
- the second insulation layer 137 may also cover the side surface of the each of the light emitting cells S1, S2.
- the second insulation layer 137 may fill in the chip separation region 130c and the cell separation region 130b.
- the second insulation layer 137 has an opening 137a which exposes the first contact layer 135 of each of the light emitting cells S1, S2. Further, the second insulation layer 137 and the first insulation layer 133 are formed with an opening 137b, which exposes the second contact layer 131.
- a connector 139c and first and second electrode pads 139a, 139b are formed on the second insulation layer 137.
- the first electrode pad 139a is connected to the first contact layer 135 of a first light emitting cell S1 through the opening 137a and the second electrode pad 139b is connected to the second contact layer 131 of a second light emitting cell S2 through the opening 137b.
- the connector 139c connects the first contact layer 135 and the second contact layer 131 of adjacent light emitting cells S1, S2 to each other in series through the openings 137a, 137b.
- a third insulation layer 141 is formed on the first and second electrode pads 139a, 139b and the connector 139c.
- the third insulation layer 141 covers the first and second electrode pads 139a, 139b and the connector 139c, and has grooves which expose upper surfaces of the electrode pads 139a, 139b.
- the third insulation layer 141 may have additional metal layers 140a, 140b formed in the grooves thereof.
- the additional metal layers 140a, 140b increase the height of the electrode pads 139a, 139b, such that final electrode pads may have a greater height than the connector 139c.
- the additional metal layers 140a, 140b may be formed before the formation of the third insulation layer 141. Upper surfaces of the additional metal layers 140a, 140b may be substantially coplanar with an upper surface of the third insulation layer 141.
- a patterned insulation layer 143 is formed on the third insulation layer 141.
- the patterned insulation layer 143 has grooves, which expose the upper side of the first and second electrode pads 139a, 139b, for example, the additional metal layers 140a, 140b. Further, the patterned insulation layer 143 may have a groove exposing the third insulation layer 141 between the first electrode pad 139a and the second electrode pad 139b.
- first and second bumps 145a, 145b are formed in the grooves of the insulation layer 143 and a dummy bump 145c may be formed between the first and second bumps.
- the bumps may be formed by plating, for example, electroplating. As needed, a seed layer for plating may also be formed.
- the insulation layer 143 may be removed.
- the insulation layer 143 may be formed of a polymer such as photoresist and may be removed after the bumps are formed.
- the insulation layer 143 may remain to protect the side surfaces of the first and second bumps 145a, 145b.
- the growth substrate 121 is removed and a wavelength convertor 151 is attached to the light emitting cells S1, S2.
- the growth substrate 21 may be removed by an optical technique such as laser lift-off (LLO), mechanical polishing or chemical etching.
- the exposed surface of the first conductive type semiconductor layer 125 is subjected to anisotropic etching such as PEC etching to form a roughened surface on the exposed first conductive type semiconductor layer 125.
- the wavelength convertor 151 such as a phosphor sheet containing phosphors, may be attached to the first conductive type semiconductor layer 125
- the growth substrate 121 may contain an impurity for converting a wavelength of light generated in the active layer 127.
- the growth substrate 121 may be used as the wavelength convertor 151.
- the LED package structure is divided into individual packages along the chip separation region 130c, thereby providing finished LED packages 300.
- the second insulation layer 137 is cut together with the wavelength convertor 151 so that cut planes thereof can be formed in a line.
- Figure 27 is a sectional view explaining a method of fabricating the LED package 400 according to the fourth exemplary embodiment of the invention.
- the substrate 161 is bonded to the third insulation layer 141.
- the substrate 161 may have through-holes, in which the first and second bumps 165a, 165b may be formed. Further, the first and second bumps 165a, 165b may be formed at distal ends thereof with pads (not shown).
- the substrate 161 may have grooves partially formed on a lower surface thereof and filled with a metallic material 165c. The metallic material 165c improves substrate heat dissipation.
- the substrate 161 having the first and second bumps 165a, 165b may be separately prepared and bonded to a wafer having the first and second electrode pads 139a, 139b.
- the first and second bumps 165a, 165b may be electrically connected to first and second electrode pads 139a, 139b, respectively.
- the growth substrate 121 is removed and the wavelength convertor 151 may be attached to the light emitting cells S1, S2, followed by division of the LED package structure into individual LED packages.
- the finished LED packages 400 as described in Figure 15 are provided.
- the exemplary embodiments of the invention provide wafer-level LED packages which can be directly formed on a circuit board for a module without using a conventional lead frame or printed circuit board. Accordingly, the LED package may have high efficiency and exhibit improved heat dissipation while reducing time and cost for fabrication of the LED package. In addition, an LED module having the LED package mounted thereon may have high efficiency and exhibit improved heat dissipation.
- the LED package may include a plurality of light emitting cells connected in series to each other and arrays connected in reverse parallel to each other. Further, the plurality of light emitting cells may be connected to a bridge rectifier and may be used to form a bridge rectifier. Therefore, the LED module including the LED package may be operated by AC power without a separate AC/DC converter.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Led Device Packages (AREA)
- Led Devices (AREA)
Abstract
Description
Claims (51)
- A light emitting diode (LED) package, comprising:a semiconductor stack comprising a first conductive type semiconductor layer, an active layer, and a second conductive type semiconductor layer;a plurality of contact holes arranged in the second conductive type semiconductor layer and the active layer, the contact holes exposing the first conductive type semiconductor layer;a first bump arranged on a first side of the semiconductor stack, the first bump being electrically connected to the first conductive type semiconductor layer via the plurality of contact holes;a second bump arranged on the first side of the semiconductor stack, the second bump being electrically connected to the second conductive type semiconductor layer; anda protective insulation layer covering a sidewall of the semiconductor stack.
- The LED package of claim 1, further comprising a wavelength converter arranged on a second side of the semiconductor stack, the second side being opposite to the first side of the semiconductor stack.
- The LED package of claim 2, wherein the wavelength converter comprises a phosphor sheet or an impurity-doped single crystal substrate.
- The LED package of claim 2, wherein the wavelength converter comprises a side surface flush with a side surface of the protective insulation layer.
- The LED package of claim 1, wherein the protective insulation layer comprises a distributed Bragg reflector.
- The LED package of claim 1, wherein the first conductive type semiconductor layer comprises a roughened surface.
- The LED package of claim 1, further comprising an insulation layer arranged on side surfaces of the first bump and the second bump.
- The LED package of claim 7, further comprising a dummy bump arranged between the first bump and the second bump.
- The LED package of claim 1, further comprising a substrate comprising a first through-hole and a second through-hole, the first bump and the second bump being arranged in the first through-hole and the second through-hole, respectively.
- The LED package of claim 9, wherein the substrate comprises sapphire or silicon.
- The LED package of claim 1, further comprising:a first contact layer comprising first contact sections contacting the first conductive type semiconductor layer in the plurality of contact holes and a connecting section connecting the first contact sections to each other; anda second contact layer contacting the second conductive type semiconductor layer,wherein the protective insulation layer comprises a first insulation layer and a second insulation layer, the first insulation layer being arranged between the first contact layer and the second contact layer and covering the second contact layer, and the second insulation layer being arranged between the semiconductor stack and the first contact layer and covering the first contact layer,wherein the first bump is electrically connected to the first contact layer, and the second bump is electrically connected to the second contact layer.
- The LED package of claim 11, further comprising:a first electrode pad contacting the first contact layer through a first contact hole arranged in the second insulation layer; anda second electrode pad contacting the second contact layer though a second contact hole arranged in the second insulation layer and the first insulation layer,wherein the first bump and the second bump contact the first electrode pad and the second electrode pad, respectively.
- The LED package of claim 11, wherein at least one of the first insulation layer and the second insulation layer comprises a distributed Bragg reflector.
- A light emitting diode (LED) module, comprising:a circuit board;the LED package of claim 1 arranged on the circuit board; anda lens to adjust an orientation angle of light emitted from the LED package.
- The LED module of claim 14, wherein the circuit board comprises a metal core printed circuit board (MC-PCB), and a plurality of the LED packages is arranged on the MC-PCB.
- A method of fabricating a light emitting diode (LED) package, the method comprising:forming a semiconductor stack on a first substrate, the semiconductor stack comprising a first conductive type semiconductor layer, an active layer, and a second conductive type semiconductor layer;patterning the semiconductor stack to form a chip separation region;patterning the second conductive type semiconductor layer and the active layer to form a plurality of contact holes exposing the first conductive type semiconductor layer;forming a protective insulation layer covering a sidewall of the semiconductor stack in the chip separation region; andforming a first bump and a second bump on the semiconductor stack,wherein the first bump is electrically connected to the first conductive type semiconductor layer via the plurality of contact holes, and the second bump is electrically connected to the second conductive type semiconductor layer.
- The method of claim 16, wherein the first substrate comprises an impurity for converting a wavelength of light generated in the active layer.
- The method of claim 16, further comprising:removing the first substrate to expose the first conductive type semiconductor layer; andattaching a phosphor sheet to the exposed first conductive type semiconductor layer.
- The method of claim 16, wherein forming the protective insulation layer comprises forming a first insulation layer and a second insulation layer.
- The method of claim 19, further comprising:forming a second contact layer on the second conductive type semiconductor layer;forming the first insulation layer to cover the second contact layer and sidewalls of the plurality of contact holes, the first insulation layer comprising openings exposing the first conductive type semiconductor layer in the plurality of contact holes;forming a first contact layer on the first insulation layer, the first contact layer comprising:contact sections contacting the first conductive type semiconductor layer exposed in the plurality of contact holes; anda connecting section connecting the contact sections to each other;forming the second insulation layer to cover the first contact layer;patterning the first insulation layer and the second insulation layer to form an opening exposing the first contact layer;forming an opening exposing the second contact layer; andforming a first electrode pad and a second electrode pad on the second insulation layer, the first electrode pad and the second electrode pad to be respectively connected to the first contact layer and the second contact layer through the openings,wherein the first bump and the second bump are electrically connected to the first electrode pad and the second electrode pad, respectively.
- The method of claim 20, wherein forming the first bump and the second bump comprises forming an insulation layer pattern having openings exposing regions of the first electrode pad and the second electrode pad, and plating the exposed regions of the first electrode pad and the second electrode pad with a metallic material.
- The method of claim 21, further comprising:forming a dummy bump between the first bump and the second bump.
- The method of claim 20, further comprising bonding a second substrate on the first electrode pad and the second electrode pad before forming the first bump and the second bump, wherein forming the first bump and the second bump comprises forming a plurality of through-holes in the second substrate, filling the through-holes with a metallic material, and bonding the metallic material to the first electrode pad and the second electrode pad.
- The method of claim 23, further comprising: before bonding the second substrate, forming an insulation layer covering the first electrode pad and the second electrode pads, and patterning the insulation layer to expose the first electrode pad and the second electrode pad.
- A light emitting diode (LED) package, comprising:a plurality of light emitting cells each comprising a first conductive type semiconductor layer, an active layer, and a second conductive type semiconductor layer;a plurality of contact holes arranged in the second conductive type semiconductor layer and the active layer of each of the light emitting cells, the contact holes exposing the first conductive type semiconductor layer of each of the light emitting cells;a protective insulation layer covering a sidewall of each of the light emitting cells;a connector located arranged on a first side of the light emitting cells and electrically connecting two adjacent light emitting cells to each other;a first bump arranged on the first side of the light emitting cells and electrically connected to the first conductive type semiconductor layer via the plurality of contact holes of a first light emitting cell of the light emitting cells; anda second bump arranged on the first side of the light emitting cells and electrically connected to the second conductive type semiconductor layer of a second light emitting cell of the light emitting cells.
- The LED package of claim 25, further comprising a wavelength converter arranged on a second side of the plurality of light emitting cells, the second side being opposite to the first side of the plurality of light emitting cells.
- The LED package of claim 26, wherein the wavelength converter comprises a phosphor sheet or an impurity-doped single crystal substrate.
- The LED package of claim 26, wherein the wavelength converter has a side surface flush with a side surface of the protective insulation layer.
- The LED package of claim 25, wherein the protective insulation layer comprises a distributed Bragg reflector.
- The LED package of claim 25, wherein the first conductive type semiconductor layer of each of the light emitting cells comprises a roughened surface.
- The LED package of claim 25, further comprising an insulation layer arranged on side surfaces of the first bump and the second bump.
- The LED package of claim 31, further comprising a dummy bump arranged between the first bump and the second bump.
- The LED package of claim 25, further comprising a substrate comprising a first through-hole and a second through-hole, the first bump and the second bump being arranged in the first through-hole and the second through-hole, respectively.
- The LED package of claim 33, wherein the substrate comprises grooves arranged in a lower surface thereof and filled with a metallic material.
- The LED package of claim 25, further comprising:a first contact layer comprising first contact sections contacting the first conductive type semiconductor layer of each of the light emitting cells in the plurality of contact holes and a connecting section connecting the first contact sections to each other; anda second contact layer contacting the second conductive type semiconductor layer of each of the light emitting cells,wherein the protective insulation layer comprises a first insulation layer and a second insulation layer, the first insulation layer being arranged between the first contact layer and the second contact layer and covering the second contact layer, and a second insulation layer being arranged between the semiconductor stack and the first contact layer and covering the first contact layer,wherein the connector is arranged directly under the second insulation layer, the connector to connect the first contact layer and the second contact layer to each other, the first bump contacting the first contact layer of the first light emitting cell, and the second bump is contacting the second contact layer of the second light emitting cell.
- The LED package of claim 35, further comprising:a first electrode pad contacting the first contact layer of the first light emitting cell through a first contact hole arranged in the second insulation layer; anda second electrode pad contacting the second contact layer of the second light emitting cell though a second contact hole arranged in the second insulation layer and the first insulation layer,wherein the first bump and the second bump contact the first electrode pad and the second electrode pad, respectively.
- The LED package of claim 36, wherein the connector is arranged at a same level as the first electrode pad and the second electrode pad.
- The LED package of claim 36, further comprising a third insulation layer being arranged between the dummy bump and the connector.
- The LED package of claim 35, wherein at least one of the first insulation layer and second insulation layer comprises a distributed Bragg reflector.
- A light emitting diode module, comprising:a circuit board;the LED package of claim 25arranged on the circuit board; anda lens to adjust an orientation angle of light emitted from the LED package.
- The LED module of claim 40, wherein the circuit board comprises a metal core printed circuit board (MC-PCB), and a plurality of the LED packages are mounted on the MC-PCB.
- A method of fabricating a light emitting diode (LED) package, the method comprising:forming a semiconductor stack on a first substrate, the semiconductor stack comprising a first conductive type semiconductor layer, an active layer, and a second conductive type semiconductor layer;patterning the semiconductor stack to form a chip separation region and a light emitting cell separation region;patterning the second conductive type semiconductor layer and the active layer to form a plurality of light emitting cells, each light emitting cell comprising a plurality of contact holes exposing the first conductive type semiconductor layer;forming a protective insulation layer covering a sidewall of the semiconductor stack in the chip separation region and the light emitting cell separation region;forming a connector connecting adjacent light emitting cells to each other in series; andforming a first bump and a second bump on the plurality of light emitting cells,wherein the first bump is electrically connected to the first conductive type semiconductor layer via the plurality of contact holes of a first light emitting cell of the light emitting cells, and the second bump being electrically connected to the second conductive type semiconductor layer of a second light emitting cell of the light emitting cells.
- The method of claim 42, wherein the first substrate comprises an impurity for converting a wavelength of light generated in the active layer.
- The method of claim 42, further comprising:removing the first substrate to expose the light emitting cells; andattaching a phosphor sheet to the exposed light emitting cells.
- The method of claim 42, wherein forming the protective insulation layer comprises forming a first insulation layer and a second insulation layer.
- The method of claim 45, further comprising:forming a second contact layer on the second conductive type semiconductor layer of each of the light emitting cells;forming the first insulation layer to cover the second contact layer of each of the light emitting cells and sidewalls of the plurality of contact holes, the first insulation layer comprising openings exposing the first conductive type semiconductor layer in the plurality of contact holes;forming a first contact layer on the first insulation layer of each of the light emitting cells, the first contact layer comprising:contact sections contacting the first conductive type semiconductor layer exposed in the plurality of contact holes; anda connecting section connecting the contact sections to each other;forming the second insulation layer to cover the first contact layer of each of the light emitting cells;patterning the first insulation layer and the second insulation layer of each of the light emitting cells to form an opening exposing the first contact layer;forming an opening exposing the second contact layer; andforming a first electrode pad and a second electrode pad on the second insulation layer, the first electrode pad and the second electrode pad to be respectively connected to the first contact layer of the first light emitting cell and the second contact layer of the second light emitting cell through the openings,wherein the connector is formed on the second insulation layer and contacts the first contact layer and second contact layer of each of the adjacent light emitting cells through the openings, and the first bump and the second bump are electrically connected to the first electrode pad and the second electrode pad, respectively.
- The method of claim 46, wherein forming the first bump and the second bump comprises forming an insulation layer pattern having openings exposing regions of the first electrode pad and the second electrode pad, and plating the exposed regions of the first electrode pad and the second electrode pad with a metallic material.
- The method of claim 47, further comprising:forming a dummy bump between the first bump and the second bump.
- The method of claim 48, further comprising: before forming the dummy bump, forming a third insulation layer to cover the first electrode pad, the second electrode pad, and the connector, and patterning the third insulation layer to expose the first electrode pad and the second electrode pad.
- The method of claim 46, wherein forming the first bump and the second bump comprises forming a plurality of through-holes in the insulation substrate, filling the through-holes with a metallic material, and bonding the metallic material to the first electrode pad and the second electrode pad.
- The method of claim 50, further comprising: before forming the dummy bump, forming a third insulation layer to cover the first electrode pad, the second electrode pad, and the connector, and patterning the third insulation layer to expose the first electrode pad and the second electrode pad.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE112011103186T DE112011103186T5 (en) | 2010-09-24 | 2011-09-05 | Wafer-level light emitting diode unit and method of making the same |
CN201180046150.0A CN103119735B (en) | 2010-09-24 | 2011-09-05 | Wafer LED packaging part and manufacture method thereof |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020100092807A KR101142965B1 (en) | 2010-09-24 | 2010-09-24 | Wafer-level light emitting diode package and method of fabricating the same |
KR10-2010-0092807 | 2010-09-24 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2012039555A2 true WO2012039555A2 (en) | 2012-03-29 |
WO2012039555A3 WO2012039555A3 (en) | 2012-06-28 |
Family
ID=45874235
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/KR2011/006544 WO2012039555A2 (en) | 2010-09-24 | 2011-09-05 | Wafer-level light emitting diode package and method of fabricating the same |
Country Status (4)
Country | Link |
---|---|
KR (1) | KR101142965B1 (en) |
CN (6) | CN105789234B (en) |
DE (3) | DE112011106156B4 (en) |
WO (1) | WO2012039555A2 (en) |
Cited By (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2013148268A1 (en) * | 2012-03-31 | 2013-10-03 | Osram Sylvania Inc. | Wavelength-covering structure for a light source |
CN103700682A (en) * | 2012-05-04 | 2014-04-02 | 奇力光电科技股份有限公司 | Light emitting diode structure and manufacturing method thereof |
WO2014105403A1 (en) * | 2012-12-31 | 2014-07-03 | Invensas Corporation | High performance light emitting diode |
US8816383B2 (en) | 2012-07-06 | 2014-08-26 | Invensas Corporation | High performance light emitting diode with vias |
WO2014139849A1 (en) * | 2013-03-15 | 2014-09-18 | Osram Opto Semiconductors Gmbh | Display device |
EP2819184A1 (en) * | 2013-06-24 | 2014-12-31 | LG Innotek Co., Ltd. | Light emitting device and light emitting device package |
US9070849B2 (en) | 2012-07-06 | 2015-06-30 | Invensas Corporation | Parallel plate slot emission array |
US20150228845A1 (en) * | 2012-09-03 | 2015-08-13 | Dowa Electronics Materials Co., Ltd. | Iii nitride semiconductor light emitting device and method for manufacturing the same |
WO2017037121A1 (en) * | 2015-09-01 | 2017-03-09 | Osram Opto Semiconductors Gmbh | Method for producing an optoelectronic component |
CN108461515A (en) * | 2012-08-07 | 2018-08-28 | 首尔伟傲世有限公司 | Wafer level led array |
CN109031779A (en) * | 2018-07-25 | 2018-12-18 | 京东方科技集团股份有限公司 | Light emitting diode base plate, backlight module and display device |
CN109256457A (en) * | 2017-07-13 | 2019-01-22 | Lg 伊诺特有限公司 | Luminescent device and light emitting device package |
US10312413B2 (en) | 2015-01-15 | 2019-06-04 | Osram Opto Semiconductors Gmbh | Optoelectronic semiconductor component and method for producing the same |
US11749778B2 (en) | 2017-08-25 | 2023-09-05 | Suzhou Lekin Semiconductor Co., Ltd. | Semiconductor device and semiconductor device package having an electrode recess with a different inclination angle than an inclination angle of an electrode in the recess |
Families Citing this family (72)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8765500B2 (en) * | 2012-08-24 | 2014-07-01 | Tsmc Solid State Lighting Ltd. | Method and apparatus for fabricating phosphor-coated LED dies |
TWI570955B (en) | 2013-01-10 | 2017-02-11 | 晶元光電股份有限公司 | Light-emitting device |
US9577172B2 (en) * | 2013-02-19 | 2017-02-21 | Koninklijke Philips N.V. | Light emitting die component formed by multilayer structures |
WO2014174400A1 (en) * | 2013-04-23 | 2014-10-30 | Koninklijke Philips N.V. | Side interconnect for light emitting device |
KR102075147B1 (en) * | 2013-06-05 | 2020-02-10 | 엘지이노텍 주식회사 | Light emitting device and light emitting device package |
TWI616004B (en) * | 2013-11-27 | 2018-02-21 | 晶元光電股份有限公司 | Semiconductor light-emitting device |
US9761774B2 (en) | 2014-12-16 | 2017-09-12 | Epistar Corporation | Light-emitting element with protective cushioning |
KR102114932B1 (en) * | 2013-11-12 | 2020-05-25 | 엘지이노텍 주식회사 | Light emitting device and package including the device |
KR102116986B1 (en) * | 2014-02-17 | 2020-05-29 | 삼성전자 주식회사 | LED package |
CN104953000B (en) * | 2014-03-27 | 2019-02-15 | 首尔伟傲世有限公司 | Light emitting diode and light emitting device |
KR102162437B1 (en) * | 2014-05-15 | 2020-10-07 | 엘지이노텍 주식회사 | Light emitting device and light emitting device package including the device |
WO2015190817A1 (en) * | 2014-06-10 | 2015-12-17 | 주식회사 세미콘라이트 | Semiconductor light-emitting element |
KR102019914B1 (en) * | 2014-06-11 | 2019-11-04 | 엘지이노텍 주식회사 | Light Emitting Device |
KR102197082B1 (en) * | 2014-06-16 | 2020-12-31 | 엘지이노텍 주식회사 | Light emitting device and light emitting device package including the same |
US9543488B2 (en) | 2014-06-23 | 2017-01-10 | Seoul Viosys Co., Ltd. | Light emitting device |
KR102407827B1 (en) * | 2015-01-27 | 2022-06-13 | 서울바이오시스 주식회사 | Light emitting device |
KR20160016361A (en) * | 2014-08-05 | 2016-02-15 | 서울바이오시스 주식회사 | Light emitting diode and method of fabricating the same |
US10074777B2 (en) | 2014-08-27 | 2018-09-11 | Epistar Corporation | Light emitting diode structure with dielectric reflective layer |
KR101719628B1 (en) * | 2014-10-27 | 2017-03-24 | 엘지이노텍 주식회사 | Light emitting device package |
KR102263066B1 (en) * | 2014-11-12 | 2021-06-10 | 서울바이오시스 주식회사 | Light emitting device |
EP3239592B1 (en) * | 2014-11-18 | 2021-03-31 | Seoul Semiconductor Co., Ltd. | Light emitting device and vehicular lamp comprising same |
KR102309670B1 (en) * | 2014-12-24 | 2021-10-07 | 쑤저우 레킨 세미컨덕터 컴퍼니 리미티드 | Light emitting device, light emitting package and lighting system |
CN105810672A (en) * | 2014-12-30 | 2016-07-27 | 晶能光电(江西)有限公司 | Flip LED chip and preparation method thereof |
KR102402260B1 (en) * | 2015-01-08 | 2022-05-27 | 쑤저우 레킨 세미컨덕터 컴퍼니 리미티드 | Light emitting device package |
CN104681704B (en) * | 2015-01-30 | 2017-08-29 | 大连德豪光电科技有限公司 | Flip LED chips and preparation method thereof |
KR101669122B1 (en) * | 2015-02-26 | 2016-10-25 | 엘지이노텍 주식회사 | Light emitting device package |
WO2016148424A1 (en) * | 2015-03-16 | 2016-09-22 | 서울바이오시스 주식회사 | Light emitting element including metal bulk |
JP2016174015A (en) * | 2015-03-16 | 2016-09-29 | 株式会社東芝 | Semiconductor light emitting element |
KR102434778B1 (en) * | 2015-03-26 | 2022-08-23 | 쑤저우 레킨 세미컨덕터 컴퍼니 리미티드 | Light emitting device package |
KR102474695B1 (en) * | 2015-04-02 | 2022-12-06 | 쑤저우 레킨 세미컨덕터 컴퍼니 리미티드 | Light emitting device |
KR102458090B1 (en) * | 2015-04-03 | 2022-10-24 | 쑤저우 레킨 세미컨덕터 컴퍼니 리미티드 | light emitting device |
CN104795474B (en) * | 2015-04-20 | 2018-10-16 | 映瑞光电科技(上海)有限公司 | High-power LED chip and its manufacturing method |
KR102348511B1 (en) * | 2015-05-11 | 2022-01-07 | 쑤저우 레킨 세미컨덕터 컴퍼니 리미티드 | light emitting device |
KR102380825B1 (en) | 2015-05-29 | 2022-04-01 | 삼성전자주식회사 | Semiconductor light emitting diode chip and light emitting device having the same |
JP2017005191A (en) | 2015-06-15 | 2017-01-05 | 株式会社東芝 | Semiconductor light-emitting device |
CN208990251U (en) | 2015-06-26 | 2019-06-18 | 首尔半导体株式会社 | Utilize the backlight assembly of multiple-unit light emitting diode |
WO2016209025A2 (en) * | 2015-06-26 | 2016-12-29 | 서울반도체 주식회사 | Backlight unit using multi-cell light emitting diode |
KR102422246B1 (en) * | 2015-07-30 | 2022-07-19 | 삼성전자주식회사 | Light emitting diode(LED) package |
CN106558597B (en) | 2015-09-30 | 2020-03-06 | 三星电子株式会社 | Light emitting device package |
KR102487989B1 (en) * | 2015-09-30 | 2023-01-12 | 쑤저우 레킨 세미컨덕터 컴퍼니 리미티드 | Light emitting device |
KR102413224B1 (en) | 2015-10-01 | 2022-06-24 | 쑤저우 레킨 세미컨덕터 컴퍼니 리미티드 | Light emitting device, manufacturing method for light emittin device, and lighting module |
CN105390583A (en) * | 2015-10-28 | 2016-03-09 | 江苏新广联半导体有限公司 | White light flip chip and preparation method thereof |
CN111987208B (en) * | 2015-11-18 | 2023-07-04 | 晶元光电股份有限公司 | Light-emitting element |
KR102509144B1 (en) * | 2015-12-28 | 2023-03-13 | 쑤저우 레킨 세미컨덕터 컴퍼니 리미티드 | Light emitting device |
KR102624111B1 (en) * | 2016-01-13 | 2024-01-12 | 서울바이오시스 주식회사 | UV Light Emitting Device |
CN113948621A (en) * | 2016-01-13 | 2022-01-18 | 首尔伟傲世有限公司 | Light emitting element |
EP3767688B1 (en) * | 2016-05-03 | 2022-10-26 | Seoul Viosys Co., Ltd. | Light emitting diode |
KR102559136B1 (en) * | 2016-06-08 | 2023-07-25 | 쑤저우 레킨 세미컨덕터 컴퍼니 리미티드 | Semiconductor device and lighting apparatus |
CN107689408B (en) * | 2016-08-04 | 2020-03-17 | 展晶科技(深圳)有限公司 | Light emitting diode flip chip die and display |
KR102553630B1 (en) * | 2016-08-11 | 2023-07-10 | 삼성전자주식회사 | Led lighting device package and display apparatus using the same |
CN107146833B (en) * | 2017-04-25 | 2020-05-29 | 淮安澳洋顺昌光电技术有限公司 | Preparation method of LED flip chip |
CN107123707A (en) * | 2017-04-25 | 2017-09-01 | 淮安澳洋顺昌光电技术有限公司 | The preparation method of simple upside-down mounting high voltage LED chip |
CN108877538B (en) * | 2017-05-16 | 2021-08-24 | 英属开曼群岛商錼创科技股份有限公司 | Micro light-emitting diode device and display panel |
CN107658372A (en) * | 2017-09-21 | 2018-02-02 | 山西飞虹微纳米光电科技有限公司 | Deep etching Cutting Road flip LED chips and preparation method, LED display |
KR101930006B1 (en) * | 2017-09-26 | 2018-12-17 | 에피스타 코포레이션 | Light-emitting device |
US20190164945A1 (en) * | 2017-11-27 | 2019-05-30 | Seoul Viosys Co., Ltd. | Light emitting diode for display and display apparatus having the same |
FR3077160B1 (en) * | 2018-01-19 | 2022-01-21 | Commissariat Energie Atomique | OPTOELECTRONIC DEVICE COMPRISING A GRID AND A CATHODE COUPLED TO EACH OTHER |
CN117174732A (en) * | 2018-01-23 | 2023-12-05 | 晶元光电股份有限公司 | Light emitting element, method of manufacturing the same, and display module |
CN108288666A (en) * | 2018-01-26 | 2018-07-17 | 扬州乾照光电有限公司 | A kind of light emitting diode and electronic equipment of included radiator structure |
US10269711B1 (en) * | 2018-03-16 | 2019-04-23 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor device and method for manufacturing the same |
CN109326686A (en) * | 2018-09-12 | 2019-02-12 | 聚灿光电科技(宿迁)有限公司 | A kind of production method of upside-down mounting LED chip |
CN109638124A (en) * | 2018-12-11 | 2019-04-16 | 合肥彩虹蓝光科技有限公司 | Flip-over type light-emitting diode chip for backlight unit and preparation method thereof |
CN211629109U (en) * | 2019-05-14 | 2020-10-02 | 首尔伟傲世有限公司 | Light emitting package |
JP2022528297A (en) * | 2019-05-21 | 2022-06-09 | ソウル バイオシス カンパニー リミテッド | Light emitting element for display and display device having it |
KR102170219B1 (en) * | 2019-09-03 | 2020-10-26 | 엘지이노텍 주식회사 | Light Emitting Device and light emitting device package |
CN110931619A (en) * | 2019-11-20 | 2020-03-27 | 厦门士兰明镓化合物半导体有限公司 | Flip LED chip and manufacturing method thereof |
CN110911537B (en) * | 2019-11-29 | 2021-12-28 | 东莞市中晶半导体科技有限公司 | Common cathode LED chip and manufacturing method thereof |
CN111416027B (en) * | 2020-04-27 | 2022-08-12 | 厦门三安光电有限公司 | Flip-chip high-voltage light-emitting diode and light-emitting device |
CN112670391A (en) * | 2020-12-31 | 2021-04-16 | 深圳第三代半导体研究院 | Light emitting diode and manufacturing method thereof |
CN113921673B (en) * | 2021-08-26 | 2023-10-20 | 深圳市隆利科技股份有限公司 | Light emitting diode for display |
CN113903843B (en) * | 2021-09-27 | 2023-01-17 | 厦门三安光电有限公司 | Light emitting diode and light emitting device |
KR20230048948A (en) * | 2021-10-05 | 2023-04-12 | 삼성전자주식회사 | Semiconductor light emitting device, display apparatus including the same, and method of manufacturaing the same |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100838197B1 (en) * | 2007-08-10 | 2008-06-16 | 서울옵토디바이스주식회사 | Light emitting diode with improved current spreading performance |
US20090283787A1 (en) * | 2007-11-14 | 2009-11-19 | Matthew Donofrio | Semiconductor light emitting diodes having reflective structures and methods of fabricating same |
KR20100016631A (en) * | 2007-04-26 | 2010-02-12 | 오스람 옵토 세미컨덕터스 게엠베하 | Optoelectronic component and method for producing a plurality of optoelectronic components |
KR20100036617A (en) * | 2008-09-30 | 2010-04-08 | 서울옵토디바이스주식회사 | Light emitting device and method of fabricating the same |
KR20100079843A (en) * | 2008-12-31 | 2010-07-08 | 서울옵토디바이스주식회사 | Light emitting device having plurality of non-polar light emitting cells and method of fabricating the same |
Family Cites Families (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6463088B1 (en) * | 2000-07-07 | 2002-10-08 | Lucent Technologies Inc. | Mesa geometry semiconductor light emitter having chalcogenide dielectric coating |
US6630689B2 (en) * | 2001-05-09 | 2003-10-07 | Lumileds Lighting, U.S. Llc | Semiconductor LED flip-chip with high reflectivity dielectric coating on the mesa |
ATE500616T1 (en) | 2002-08-29 | 2011-03-15 | Seoul Semiconductor Co Ltd | LIGHT EMITTING COMPONENT WITH LIGHT EMITTING DIODES |
JP4143732B2 (en) * | 2002-10-16 | 2008-09-03 | スタンレー電気株式会社 | In-vehicle wavelength converter |
US7179670B2 (en) * | 2004-03-05 | 2007-02-20 | Gelcore, Llc | Flip-chip light emitting diode device without sub-mount |
JP2005347622A (en) * | 2004-06-04 | 2005-12-15 | Seiko Epson Corp | Semiconductor device, circuit board and electronic equipment |
US9368428B2 (en) * | 2004-06-30 | 2016-06-14 | Cree, Inc. | Dielectric wafer level bonding with conductive feed-throughs for electrical connection and thermal management |
CN100365834C (en) * | 2004-08-02 | 2008-01-30 | 晶元光电股份有限公司 | LED with hot channel bonding layer |
JP3904571B2 (en) * | 2004-09-02 | 2007-04-11 | ローム株式会社 | Semiconductor light emitting device |
US7821023B2 (en) * | 2005-01-10 | 2010-10-26 | Cree, Inc. | Solid state lighting component |
US7736945B2 (en) | 2005-06-09 | 2010-06-15 | Philips Lumileds Lighting Company, Llc | LED assembly having maximum metal support for laser lift-off of growth substrate |
KR100896576B1 (en) * | 2006-02-24 | 2009-05-07 | 삼성전기주식회사 | Nitride-based semiconductor light emitting device and method of manufacturing the same |
US7777240B2 (en) * | 2006-10-17 | 2010-08-17 | Epistar Corporation | Optoelectronic device |
KR100818466B1 (en) * | 2007-02-13 | 2008-04-02 | 삼성전기주식회사 | Light emitting devices |
KR101423723B1 (en) * | 2007-10-29 | 2014-08-04 | 서울바이오시스 주식회사 | Light emitting diode package |
JP5992662B2 (en) * | 2008-02-29 | 2016-09-14 | オスラム オプト セミコンダクターズ ゲゼルシャフト ミット ベシュレンクテル ハフツングOsram Opto Semiconductors GmbH | Monolithic optoelectronic semiconductor body and manufacturing method thereof |
CN101685842B (en) * | 2008-09-25 | 2012-12-05 | 晶元光电股份有限公司 | Optoelectronic semiconductor device |
TWI464900B (en) * | 2008-11-26 | 2014-12-11 | Epistar Corp | Optoelectronic semiconductor device |
JP4724222B2 (en) * | 2008-12-12 | 2011-07-13 | 株式会社東芝 | Method for manufacturing light emitting device |
KR20100076083A (en) * | 2008-12-17 | 2010-07-06 | 서울반도체 주식회사 | Light emitting diode having plurality of light emitting cells and method of fabricating the same |
CN101764183A (en) * | 2008-12-23 | 2010-06-30 | 启耀光电股份有限公司 | Illuminating device |
TWI473246B (en) * | 2008-12-30 | 2015-02-11 | Epistar Corp | A chip level package of light-emitting diode |
CN101937962A (en) * | 2010-07-30 | 2011-01-05 | 晶科电子(广州)有限公司 | LED packaging structure and packaging method thereof |
JP2012054423A (en) * | 2010-09-01 | 2012-03-15 | Hitachi Cable Ltd | Light-emitting diode |
-
2010
- 2010-09-24 KR KR1020100092807A patent/KR101142965B1/en active IP Right Grant
-
2011
- 2011-09-05 CN CN201610131814.8A patent/CN105789234B/en active Active
- 2011-09-05 WO PCT/KR2011/006544 patent/WO2012039555A2/en active Application Filing
- 2011-09-05 DE DE112011106156.0T patent/DE112011106156B4/en active Active
- 2011-09-05 CN CN201610132965.5A patent/CN105789235B/en active Active
- 2011-09-05 CN CN201610133009.9A patent/CN105679751B/en active Active
- 2011-09-05 DE DE202011110832.9U patent/DE202011110832U1/en not_active Expired - Lifetime
- 2011-09-05 CN CN201180046150.0A patent/CN103119735B/en active Active
- 2011-09-05 CN CN201610131393.9A patent/CN105575990B/en active Active
- 2011-09-05 CN CN201610132992.2A patent/CN105789236B/en active Active
- 2011-09-05 DE DE112011103186T patent/DE112011103186T5/en active Pending
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20100016631A (en) * | 2007-04-26 | 2010-02-12 | 오스람 옵토 세미컨덕터스 게엠베하 | Optoelectronic component and method for producing a plurality of optoelectronic components |
KR100838197B1 (en) * | 2007-08-10 | 2008-06-16 | 서울옵토디바이스주식회사 | Light emitting diode with improved current spreading performance |
US20090283787A1 (en) * | 2007-11-14 | 2009-11-19 | Matthew Donofrio | Semiconductor light emitting diodes having reflective structures and methods of fabricating same |
KR20100036617A (en) * | 2008-09-30 | 2010-04-08 | 서울옵토디바이스주식회사 | Light emitting device and method of fabricating the same |
KR20100079843A (en) * | 2008-12-31 | 2010-07-08 | 서울옵토디바이스주식회사 | Light emitting device having plurality of non-polar light emitting cells and method of fabricating the same |
Cited By (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2013148268A1 (en) * | 2012-03-31 | 2013-10-03 | Osram Sylvania Inc. | Wavelength-covering structure for a light source |
CN103700682A (en) * | 2012-05-04 | 2014-04-02 | 奇力光电科技股份有限公司 | Light emitting diode structure and manufacturing method thereof |
US8816383B2 (en) | 2012-07-06 | 2014-08-26 | Invensas Corporation | High performance light emitting diode with vias |
US9070849B2 (en) | 2012-07-06 | 2015-06-30 | Invensas Corporation | Parallel plate slot emission array |
CN108461515A (en) * | 2012-08-07 | 2018-08-28 | 首尔伟傲世有限公司 | Wafer level led array |
US20150228845A1 (en) * | 2012-09-03 | 2015-08-13 | Dowa Electronics Materials Co., Ltd. | Iii nitride semiconductor light emitting device and method for manufacturing the same |
TWI559575B (en) * | 2012-12-31 | 2016-11-21 | 英凡薩斯公司 | High performance light emitting diode with vias |
WO2014105403A1 (en) * | 2012-12-31 | 2014-07-03 | Invensas Corporation | High performance light emitting diode |
WO2014139849A1 (en) * | 2013-03-15 | 2014-09-18 | Osram Opto Semiconductors Gmbh | Display device |
US9917077B2 (en) | 2013-03-15 | 2018-03-13 | Osram Opto Semiconductors Gmbh | Display device |
EP2819184A1 (en) * | 2013-06-24 | 2014-12-31 | LG Innotek Co., Ltd. | Light emitting device and light emitting device package |
US9209370B2 (en) | 2013-06-24 | 2015-12-08 | Lg Innotek Co., Ltd. | Light emitting device and light emitting device package |
KR20150000108A (en) * | 2013-06-24 | 2015-01-02 | 엘지이노텍 주식회사 | Light emitting device and light emitting device package |
KR102075655B1 (en) | 2013-06-24 | 2020-02-10 | 엘지이노텍 주식회사 | Light emitting device and light emitting device package |
US10312413B2 (en) | 2015-01-15 | 2019-06-04 | Osram Opto Semiconductors Gmbh | Optoelectronic semiconductor component and method for producing the same |
WO2017037121A1 (en) * | 2015-09-01 | 2017-03-09 | Osram Opto Semiconductors Gmbh | Method for producing an optoelectronic component |
US10263155B2 (en) | 2015-09-01 | 2019-04-16 | Osram Opto Semiconductors Gmbh | Method for producing an optoelectronic component |
DE102015114590B4 (en) | 2015-09-01 | 2020-01-02 | Osram Opto Semiconductors Gmbh | Method for producing an optoelectronic component |
CN109256457A (en) * | 2017-07-13 | 2019-01-22 | Lg 伊诺特有限公司 | Luminescent device and light emitting device package |
CN109256457B (en) * | 2017-07-13 | 2023-07-11 | 苏州立琻半导体有限公司 | Light emitting device and light emitting device package |
US11749778B2 (en) | 2017-08-25 | 2023-09-05 | Suzhou Lekin Semiconductor Co., Ltd. | Semiconductor device and semiconductor device package having an electrode recess with a different inclination angle than an inclination angle of an electrode in the recess |
CN109031779A (en) * | 2018-07-25 | 2018-12-18 | 京东方科技集团股份有限公司 | Light emitting diode base plate, backlight module and display device |
Also Published As
Publication number | Publication date |
---|---|
CN105575990B (en) | 2018-12-07 |
CN105789236A (en) | 2016-07-20 |
DE112011106156B4 (en) | 2024-02-01 |
CN105789236B (en) | 2019-06-11 |
KR20120031342A (en) | 2012-04-03 |
DE112011103186T5 (en) | 2013-07-18 |
CN105789234B (en) | 2020-06-09 |
CN105789235B (en) | 2019-05-03 |
CN105679751B (en) | 2020-06-09 |
KR101142965B1 (en) | 2012-05-08 |
CN105575990A (en) | 2016-05-11 |
CN105789235A (en) | 2016-07-20 |
CN105789234A (en) | 2016-07-20 |
WO2012039555A3 (en) | 2012-06-28 |
DE202011110832U1 (en) | 2016-09-22 |
CN105679751A (en) | 2016-06-15 |
CN103119735B (en) | 2016-04-06 |
CN103119735A (en) | 2013-05-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2012039555A2 (en) | Wafer-level light emitting diode package and method of fabricating the same | |
US20210083155A1 (en) | Wafer-level light emitting diode package and method of fabricating the same | |
WO2011126248A2 (en) | Light emitting diode and method of fabricating the same | |
WO2016064134A2 (en) | Light emitting device and method of fabricating the same | |
WO2014025195A1 (en) | Wafer level light-emitting diode array and method for manufacturing same | |
WO2012108636A2 (en) | Light emitting device having wavelength converting layer | |
WO2014157905A1 (en) | Light-emitting element package | |
US20110175129A1 (en) | Light emitting device having a pluralilty of light emitting cells and package mounting the same | |
WO2020231131A1 (en) | Light emitting package | |
WO2012023662A1 (en) | Light emitting diode having multi-cell structure and manufacturing method thereof | |
WO2016204482A1 (en) | Light-emitting element comprising a plurality of wavelength conversion units, and production method therefor | |
WO2020162687A1 (en) | Light-emitting element for display and display device comprising same | |
WO2015083932A1 (en) | Light emitting element and lighting device comprising same | |
WO2010044642A2 (en) | Semiconductor light emitting device and method for manufacturing the same | |
WO2016126053A1 (en) | Light emitting device | |
WO2017014580A1 (en) | Light-emitting element package | |
WO2018174425A1 (en) | Light-emitting diode including distributed bragg reflector laminate | |
WO2015190735A1 (en) | Light-emitting element and light-emitting element package comprising same | |
WO2014021651A1 (en) | Light-emitting device | |
EP3970205A1 (en) | Light emitting package | |
WO2016186330A1 (en) | Light-emitting element | |
WO2022025654A1 (en) | Light-emitting element and display device comprising same | |
WO2016032192A1 (en) | Light emitting diode and manufacturing method therefor | |
WO2019031745A2 (en) | Light-emitting diode |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 201180046150.0 Country of ref document: CN |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 11826983 Country of ref document: EP Kind code of ref document: A2 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1120111031866 Country of ref document: DE Ref document number: 112011103186 Country of ref document: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 11826983 Country of ref document: EP Kind code of ref document: A2 |