WO2010140297A1 - 半導体装置及び信号伝達方法 - Google Patents
半導体装置及び信号伝達方法 Download PDFInfo
- Publication number
- WO2010140297A1 WO2010140297A1 PCT/JP2010/002905 JP2010002905W WO2010140297A1 WO 2010140297 A1 WO2010140297 A1 WO 2010140297A1 JP 2010002905 W JP2010002905 W JP 2010002905W WO 2010140297 A1 WO2010140297 A1 WO 2010140297A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- circuit
- inductor
- semiconductor device
- side inductor
- transmission
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims description 114
- 238000000034 method Methods 0.000 title claims description 9
- 230000008054 signal transmission Effects 0.000 title claims description 6
- 239000000758 substrate Substances 0.000 claims abstract description 52
- 230000005540 biological transmission Effects 0.000 claims description 25
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 13
- 229920005591 polysilicon Polymers 0.000 claims description 13
- 230000008878 coupling Effects 0.000 claims description 7
- 238000010168 coupling process Methods 0.000 claims description 7
- 238000005859 coupling reaction Methods 0.000 claims description 7
- 238000009792 diffusion process Methods 0.000 claims description 5
- 239000002184 metal Substances 0.000 description 27
- 239000003990 capacitor Substances 0.000 description 15
- 239000012535 impurity Substances 0.000 description 12
- 230000000694 effects Effects 0.000 description 10
- 238000010586 diagram Methods 0.000 description 7
- 239000000203 mixture Substances 0.000 description 5
- 229920003209 poly(hydridosilsesquioxane) Polymers 0.000 description 5
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 3
- 230000015556 catabolic process Effects 0.000 description 3
- 238000002955 isolation Methods 0.000 description 3
- 230000007257 malfunction Effects 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- 230000008901 benefit Effects 0.000 description 2
- 230000001939 inductive effect Effects 0.000 description 2
- 229920000090 poly(aryl ether) Polymers 0.000 description 2
- DYZHZLQEGSYGDH-UHFFFAOYSA-N 7-bicyclo[4.2.0]octa-1,3,5-trienyl-[[7,8-bis(ethenyl)-7-bicyclo[4.2.0]octa-1,3,5-trienyl]oxy]silane Chemical compound C1C2=CC=CC=C2C1[SiH2]OC1(C=C)C2=CC=CC=C2C1C=C DYZHZLQEGSYGDH-UHFFFAOYSA-N 0.000 description 1
- 229910000838 Al alloy Inorganic materials 0.000 description 1
- 229910004298 SiO 2 Inorganic materials 0.000 description 1
- 125000003118 aryl group Chemical group 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 230000004907 flux Effects 0.000 description 1
- 150000002431 hydrogen Chemical class 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 125000002496 methyl group Chemical group [H]C([H])([H])* 0.000 description 1
- 239000011368 organic material Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5227—Inductive arrangements or effects of, or between, wiring layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/0688—Integrated circuits having a three-dimensional layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05553—Shape in top view being rectangular
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/4813—Connecting within a semiconductor or solid-state body, i.e. fly wire, bridge wire
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49175—Parallel arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3025—Electromagnetic shielding
Definitions
- the present invention relates to a semiconductor device and a signal transmission method capable of transmitting an electric signal between two circuits having different electric signal potentials.
- a photocoupler is often used when an electric signal is transmitted between two circuits having different electric signal potentials.
- the photocoupler has a light emitting element such as a light emitting diode and a light receiving element such as a phototransistor, and converts an inputted electric signal into light by the light emitting element, and returns this light to an electric signal by the light receiving element. An electrical signal is transmitted.
- Patent Documents 2 and 3 describe that a circuit is arranged inside an inductor used as an antenna in a plan view.
- An object of the present invention is to provide a semiconductor device and a signal transmission method capable of suppressing malfunction of a circuit of a semiconductor device when an electric signal is transmitted by inductively coupling two inductors provided in the semiconductor device. .
- a first substrate A first circuit formed on the first substrate; A multilayer wiring layer formed on the first substrate; A transmission-side inductor formed in the multilayer wiring layer and wound in a plane parallel to the first substrate; A reception-side inductor formed on the multilayer wiring layer, wound in a plane parallel to the first substrate, and overlapping the transmission-side inductor in plan view;
- the first circuit is connected to one of the transmission-side inductor and the reception-side inductor, In plan view, at least a part of the first circuit is located inside the transmission-side inductor and the reception-side inductor,
- the first circuit includes any one of a saddle-shaped wiring pattern, a slit-shaped wiring pattern, a wiring element functioning as a resistance element or a capacitive element in a portion located inside the transmission-side inductor and the reception-side inductor in a plan view.
- a semiconductor device is provided.
- a first substrate A first circuit formed on the first substrate; A multilayer wiring layer formed on the first substrate; A transmission-side inductor formed in the multilayer wiring layer and wound in a plane parallel to the first substrate; A reception-side inductor formed on the multilayer wiring layer, wound in a plane parallel to the first substrate, and overlapping the transmission-side inductor in plan view;
- a semiconductor device comprising: Connecting the first circuit to one of the transmitting-side inductor and the receiving-side inductor; In a plan view, at least a part of the first circuit is positioned inside the transmission-side inductor and the reception-side inductor, A portion of the first circuit located inside the transmitting inductor and the receiving inductor in plan view has a saddle-shaped wiring pattern, a slit-shaped wiring pattern, a wiring pattern that functions as a resistance element or a capacitive element. Either There is provided a signal transmission method for transmitting the transmission signal to the reception-side inductor by inputting a
- the present invention it is possible to prevent the circuit from malfunctioning due to the magnetic field generated by the inductor.
- FIG. 1 is a cross-sectional view illustrating a configuration of a semiconductor device according to a first embodiment.
- FIG. 2 is a schematic plan view of the semiconductor device shown in FIG. 1. It is a plane schematic diagram showing the composition of the semiconductor device concerning a 2nd embodiment. It is a plane schematic diagram showing the composition of the semiconductor device concerning a 3rd embodiment. It is a plane schematic diagram showing the composition of the semiconductor device concerning a 4th embodiment. It is a plane schematic diagram showing the composition of the semiconductor device concerning a 5th embodiment. It is sectional drawing of the semiconductor device which concerns on 6th Embodiment. It is a plane schematic diagram showing the composition of the semiconductor device concerning a 7th embodiment. It is sectional drawing which shows the structure of the semiconductor device which concerns on 8th Embodiment.
- FIG. 4 is a three-dimensional view more specifically showing the configuration of the semiconductor device shown in FIG. 3. It is a figure which shows an example of the inverter circuit in 2nd Embodiment. It is a three-dimensional view more specifically showing the configuration of the semiconductor device according to the second embodiment.
- FIG. 10 is a first three-dimensional view more specifically showing a configuration of a semiconductor device according to a fifth embodiment.
- FIG. 10 is a second three-dimensional view more specifically showing the configuration of the semiconductor device according to the fifth embodiment. It is a three-dimensional view more specifically showing the configuration of a semiconductor device according to a seventh embodiment. It is a figure which shows the example which formed the MOS type capacitive element of the filter circuit with the polysilicon layer and the well layer, and formed the resistive element of the filter circuit with the polysilicon layer.
- FIG. 20 is a diagram in which a resistance element is formed in the well layer in the example illustrated in FIG. 19. It is a three-dimensional view more specifically showing the configuration of the semiconductor device according to the sixth embodiment.
- FIG. 1 is a cross-sectional view showing the configuration of the semiconductor device according to the first embodiment.
- This semiconductor device has a first semiconductor chip 10.
- the first semiconductor chip 10 includes a first substrate 102, a first circuit 100, a multilayer wiring layer 400, a first inductor 310 (transmission side inductor), and a second inductor 320 (reception side inductor).
- the first substrate 102 is a semiconductor substrate such as a silicon substrate, for example.
- the first circuit 100 is formed on the first substrate 102.
- the multilayer wiring layer 400 is formed on the first substrate 102.
- the first inductor 310 is formed in the multilayer wiring layer 400 and is wound in a plane parallel to the first substrate 102.
- the second inductor 320 is formed in the multilayer wiring layer 400, wound in a plane parallel to the first substrate 102, and overlaps the first inductor 310 in plan view.
- the first circuit 100 is connected to one of the first inductor 310 and the second inductor 320. In plan view, at least a part of the first circuit 100 is located inside the first inductor 310 and the second inductor 320.
- a portion of the first circuit 100 that is located inside the first inductor 310 and the second inductor 320 in plan view has a saddle-shaped wiring pattern, a slit-shaped wiring pattern, a wiring pattern that functions as a resistance element or a capacitive element. Either of these is provided. In the present embodiment, a bowl-shaped wiring pattern is provided.
- the first inductor 310 and the second inductor 320 constitute the signal transmission element 300, and transmit electric signals to each other by inductive coupling with each other.
- the electrical signal is, for example, a digital signal, but may be an analog signal.
- the first inductor 310 is connected to the first circuit 100, and the second inductor 320 is connected to the second semiconductor chip 20.
- the first circuit 100 is a transmission circuit. That is, the first inductor 310 functions as a transmission-side inductor, and the second inductor 320 functions as a reception-side inductor.
- the wiring connecting the second inductor 320 and the second semiconductor chip 20 is, for example, a bonding wire 520.
- the second semiconductor chip 20 has a second substrate 202, a second circuit 200, and a multilayer wiring layer 600.
- the second circuit 200 includes a receiving circuit and is connected to the second inductor 320 via the multilayer wiring layer 600 and the bonding wire 520.
- the first circuit 100 includes a modulation processing unit that modulates a digital signal into a signal for transmission, and a transmission side driver circuit that outputs the modulated signal to the first inductor 310.
- the second circuit 200 includes a receiving circuit 260 (shown in FIG. 2) connected to the second inductor 320 and a receiving side driver circuit 250 (shown in FIG. 2).
- the receiving circuit 260 demodulates the modulated signal into a digital signal.
- the digital signal demodulated by the reception circuit 260 is output to the reception side driver circuit 250.
- the diameter of the wiring pattern is set from the viewpoint of suppressing the influence of the magnetic field by the first inductor 310 and the second inductor 320. Or it is preferable that it is 1/10 or less of the diameter of the 2nd inductor 320.
- the first circuit 100 and the second circuit 200 have different electric signal potentials
- the first inductor 310 and the second inductor 320 transmit and receive the electric signal using inductive coupling. There is no problem in the second circuit 200.
- the electric potentials of the input electric signals are different from each other
- the electric signals have different amplitudes (the difference between the electric potential indicating 0 and the electric potential indicating 1), (Potentials indicating 0) are different, and the amplitudes of electrical signals are different from each other, and the reference potentials of electrical signals are different.
- the first circuit 100 of the first semiconductor chip 10 has a first transistor.
- the first transistor includes a first conductivity type transistor and a second conductivity type transistor.
- the first conductivity type first transistor 121 is formed in a second conductivity type well, and includes two first conductivity type impurity regions 124 and a gate electrode 126 which serve as a source and a drain.
- the second conductivity type first transistor 141 is formed in the first conductivity type well, and has two second conductivity type impurity regions 144 and a gate electrode 146 to be a source and a drain.
- a gate insulating film is located under each of the gate electrodes 126 and 146. These two gate insulating films have substantially the same thickness.
- the first transistors 121 and 141 constitute the above-described transmission side driver circuit, for example, an inverter.
- a second conductivity type impurity region 122 is formed in the second conductivity type well, and a first conductivity type impurity region 142 is formed in the first conductivity type well.
- a wiring for supplying a reference potential (ground potential) of the first conductivity type first transistor 121 is connected to the impurity region 122, and a wiring for supplying a reference potential of the second conductivity type first transistor 141 is connected to the impurity region 142. Is connected.
- the second circuit 200 of the second semiconductor chip 20 has a second transistor.
- the second transistor also includes a first conductivity type transistor and a second conductivity type transistor.
- the first conductivity type second transistor 221 is formed in a second conductivity type well, and has two first conductivity type impurity regions 224 and a gate electrode 226 which serve as a source and a drain.
- the second conductivity type second transistor 241 is formed in the first conductivity type well, and has two second conductivity type impurity regions 244 and a gate electrode 246 to be a source and a drain.
- a gate insulating film is located under each of the gate electrodes 226 and 246.
- the second transistors 221 and 241 constitute the reception-side driver circuit 250, for example, an inverter.
- a second conductivity type impurity region 222 is formed in the first conductivity type well, and a first conductivity type impurity region 242 is formed in the second conductivity type well.
- a wiring for supplying a reference potential of the second transistor 221 of the first conductivity type is connected to the impurity region 222, and a wiring for supplying a reference potential of the second transistor of the second conductivity type 241 is connected to the impurity region 242. Yes.
- the first transistors 121 and 141 and the second transistors 221 and 241 have different gate insulating film thicknesses, but may be the same.
- the first inductor 310 and the second inductor 320 are spiral wiring patterns formed in different wiring layers.
- the first inductor 310 is located, for example, in the lowermost wiring layer 412
- the second inductor 320 is located, for example, in the uppermost wiring layer 442.
- all of the first circuit 100 is located inside the first inductor 310 and the second inductor 320.
- the distance between the first inductor 310 and the second inductor 320 is smaller than the diameter of the first inductor 310 and the diameter of the second inductor 320. Thereby, the first inductor 310 and the second inductor 320 are easily inductively coupled.
- the multilayer wiring layer 400 is obtained by alternately stacking insulating layers and wiring layers in this order at least t times (t ⁇ 3).
- the first inductor 310 is provided in the nth wiring layer of the multilayer wiring layer 400.
- the second inductor 320 is provided in the m-th wiring layer (t ⁇ m ⁇ n + 2) of the multilayer wiring layer and is located above the first inductor 310. That is, the first inductor 310 and the second inductor 320 are formed in different wiring layers.
- no inductor positioned above the first inductor 310 is provided in any wiring layer positioned between the n-th wiring layer and the m-th wiring layer.
- the multilayer wiring layer 400 has a configuration in which an insulating layer 410, a wiring layer 412, an insulating layer 420, a wiring layer 422, an insulating layer 430, a wiring layer 432, an insulating layer 440, and a wiring layer 442 are stacked in this order.
- the insulating layers 410, 420, 430, and 440 may have a structure in which a plurality of insulating films are stacked, or may be a single insulating film.
- the wirings located in the wiring layers 412, 422, 432, 442 are Cu wirings formed by the damascene method, and are embedded in the grooves formed in the wiring layers 412, 422, 432, 442, respectively.
- a pad (not shown) is formed on the uppermost wiring layer.
- at least one of the wiring layers 412, 422, 432, and 442 described above may be an Al alloy wiring.
- the wirings formed in the wiring layers 412, 422, 432, and 442 are connected to each other through plugs embedded in the insulating layers 410, 420, 430, and 440.
- Each insulating film constituting the insulating layer and the wiring layer may be a SiO 2 film or a low dielectric constant film.
- the low dielectric constant film can be an insulating film having a relative dielectric constant of 3.3 or less, preferably 2.9 or less, for example.
- polyhydrogensiloxane such as HSQ (hydrogen silsesquioxane), MSQ (methyl silsesquioxane), or MHSQ (methylated hydrogen silsesquioxane), Aromatic-containing organic materials such as polyaryl ether (PAE), divinylsiloxane-bis-benzocyclobutene (BCB), or Silk (registered trademark), SOG, FOX (flowable oxide), Cytop, or BCB (Bencyclic cyclone) It can also be used. Moreover, these porous films can also be used as the low dielectric constant film.
- PAE polyaryl ether
- BCB divinylsiloxane-bis-benzocyclobutene
- Silk registered trademark
- SOG polyaryl ether
- FOX flowable oxide
- Cytop Cytop
- BCB BCBencyclic cyclone
- FIG. 2 is a schematic plan view of the semiconductor device shown in FIG.
- the first circuit 100 is located inside the first inductor 310 and the second inductor 320.
- the first circuit 100 includes a transmission side driver circuit 150.
- the transmission side driver circuit 150 includes at least a part, for example, an inverter, by the first transistors 121 and 141.
- the transmission side driver circuit 150 is connected to at least one end 312 of the first inductor 310. In the example shown in this figure, the other end 314 of the first inductor 310 is grounded.
- the first circuit 100 has a bowl-shaped wiring pattern 402 in a portion located inside the first inductor 310 and the second inductor 320 in plan view.
- the first circuit 100 is formed on the first substrate 102.
- the multilayer wiring layer 400 is formed on the first substrate 102.
- the first inductor 310 and the second inductor 320 are formed.
- the first inductor 310 is connected to the first circuit 100 through the wiring provided in the multilayer wiring layer 400.
- the effect of this embodiment is demonstrated.
- at least a part of the first circuit 100 is located inside the first inductor 310 and the second inductor 320 in plan view.
- noise may occur in the first circuit 100 due to the magnetic field generated by the first inductor 310.
- a bowl-shaped wiring pattern 402 is provided for the wiring in the first circuit 100. Due to the magnetic field generated by the first inductor 310, the first eddy current I 1 and the second eddy current I 2 are generated in the saddle-shaped wiring pattern 402.
- the second eddy current I 2 raw orientation is a first eddy current I 1 and the reverse. Therefore, it is possible to suppress the occurrence of noise or malfunction in the first circuit 100.
- FIG. 3 is a schematic plan view showing the configuration of the semiconductor device according to the second embodiment, and corresponds to FIG. 2 in the first embodiment.
- This semiconductor device has the same configuration as that of the first embodiment except that both ends of the first inductor 310 are connected to the transmission side driver circuit 150.
- the current passed through the first inductor 310 by the transmission side driver circuit 150 can be controlled to a desired direction in either the first direction or the second direction. Thereby, the direction of the electromotive force generated in the second inductor 320 can be reversed.
- the transmission side driver circuit 150 When the transmission side driver circuit 150 is controlled by the first circuit 100, the direction of the current flowing through the first inductor 310 can be changed according to the value of the logic signal input to the first circuit 100.
- the value of the logic signal input to the first circuit 100 can be determined by a circuit connected to the second inductor.
- FIG. 13 is a three-dimensional view more specifically showing the configuration of the semiconductor device shown in FIG.
- the first circuit 100 is mounted on the first substrate 102.
- the first circuit 100 includes a transmission side driver circuit 150 including an inverter circuit 160.
- a first inductor 310 and a second inductor 320 are mounted on the inverter circuit 160.
- the inverter circuit 160 of the transmission-side driver circuit 150 occupies a large area.
- the area of the first substrate 102 can be used more effectively. For this reason, the cost of the semiconductor device can be reduced.
- the inverter circuit 160 can be composed of a transistor formed on the first substrate 102, a polysilicon wiring 162, and a wiring 164 made of a first layer metal. Therefore, when an inductor is integrated on the inverter circuit 160, the wiring layer above the second metal layer can be used for forming the inductor, as shown in FIG. In order to ensure the withstand voltage between the transmission-side inductor and the reception-side inductor, that is, the first inductor 310 and the second inductor 320, it is desirable that the distance between them is long. Can be used for forming the second inductor 320 from the viewpoint of securing the withstand voltage. Therefore, the inverter circuit 160 is a circuit suitable for being disposed under the first inductor 310 and the second inductor 320.
- the inverter circuit 160 does not include a large loop-shaped wiring pattern as shown in FIG. 14, even if it is formed under the first inductor 310 and the second inductor 320, it is difficult to generate noise due to the induced electromotive force. Therefore, the circuit is suitable for being placed under the first inductor 310 and the second inductor 320.
- the hook-shaped wiring pattern 402 is provided, the same effect as that of the first embodiment can be obtained.
- the inverter circuit 160 has a large area, since the inverter circuit 160 is formed under the first inductor 310 and the second inductor 320, an increase in the size of the semiconductor device can be suppressed.
- FIG. 4 is a schematic plan view showing the configuration of the semiconductor device according to the third embodiment.
- the semiconductor device includes a first circuit 100, a first inductor 310, a second inductor 320, and a second circuit 200, each of which transmits and receives signals in both directions between the first semiconductor chip 10 and the second semiconductor chip 20. Except for this point, the configuration is the same as that of the first or second embodiment.
- the first circuit 100 of the first semiconductor chip 10 is connected to the second circuit 200 of the second semiconductor chip 20 via the first inductor 310, the second inductor 320, and the bonding wire 520 of the first semiconductor chip 10. Yes.
- the first circuit 100 of the second semiconductor chip 20 is connected to the second circuit 200 of the first semiconductor chip 10 via the first inductor 310, the second inductor 320, and the bonding wire 520 of the second semiconductor chip 20. Yes.
- FIG. 5 is a schematic plan view showing the configuration of the semiconductor device according to the fourth embodiment.
- This semiconductor device has the same configuration as that of the third embodiment except that both of the two sets of the first inductor 310 and the second inductor 320 are formed on the first semiconductor chip 10.
- the first circuit 310 of the first semiconductor chip 10 is connected to a first inductor 310 as a receiving side inductor. At least a part, preferably all, of the second circuit 200 is located inside the first inductor 310 and the second inductor 320 inductively coupled to the first inductor 310.
- FIG. 6 is a schematic plan view showing the configuration of the semiconductor device according to the fifth embodiment, and corresponds to FIG. 2 in the first embodiment.
- This semiconductor device is the same as the semiconductor device according to the first embodiment except that the first circuit 100 includes a reception circuit 152 and a reception-side driver circuit 154, and the second circuit 200 is a transmission circuit. It is a configuration.
- the second inductor 320 functions as a transmission-side inductor
- the first inductor 310 functions as a reception-side inductor.
- the second circuit 200 includes a modulation processing unit that modulates a digital signal into a signal for transmission, and a transmission side driver circuit that outputs the modulated signal to the second inductor 320.
- the receiving circuit 152 of the first circuit 100 demodulates the modulated signal into a digital signal.
- the digital signal demodulated by the reception circuit 152 is output to the reception side driver circuit 154.
- the receiving side driver circuit 154 includes the first transistors 121 and 141 shown in FIG. 1 of the first embodiment.
- the first transistors 121 and 141 constitute an inverter. Since the receiving side driver circuit 154 drives an element outside the chip such as a power transistor, the output current or the sink current is preferably 100 mA or more and the on-resistance is preferably 100 ⁇ or less.
- FIG. 16 is a first three-dimensional view more specifically showing the configuration of the semiconductor device according to the fifth embodiment.
- the first circuit 100 is mounted on the first substrate 102.
- the first circuit 100 is a reception side driver circuit 154 including an inverter circuit 170.
- a first inductor 310 and a second inductor 320 are mounted on the inverter circuit 170.
- the output of the receiving side driver circuit 154 is connected to a power transistor or the like outside the first substrate 102. Since a large current is required to drive the power transistor, the inverter circuit of the receiving side driver circuit 154 occupies a large area.
- the receiving side driver circuit 154 preferably has a current driving capability of 100 mA or more, and the on-resistance of the inverter at the final stage is preferably 100 ⁇ or less.
- the inverter circuit 170 is a circuit suitable for being placed under the first inductor 310 and the second inductor 320 because it has an advantage of being hardly affected by noise caused by the induced electromotive force while realizing a high breakdown voltage. is there.
- FIG. 17 is a second three-dimensional view more specifically showing the configuration of the semiconductor device according to the fifth embodiment.
- a first circuit 100 is mounted on a first substrate 102.
- the first circuit 100 is a receiving circuit 152 including at least one of an amplifier circuit 180, a comparator, and a hysteresis amplifier 182.
- a first inductor 310 and a second inductor 320 are mounted on the receiving circuit 152.
- the amplifier circuit 180, the comparator, and the hysteresis amplifier 182 can be configured by a wiring from the polysilicon layer to the first layer metal or the second layer metal, so that the wiring layer above the second layer metal or the third layer metal is connected to the first layer metal.
- the first inductor 310 and the second inductor 320 can be used.
- the amplifier circuit 180, the comparator, and the hysteresis amplifier 182 can generally operate with a small current of about 1 mA or less, the circuit can be made small. Therefore, since the amplifier circuit 180, the comparator, and the hysteresis amplifier 182 do not have a large loop-shaped wiring pattern, noise due to the induced electromotive force is hardly generated even when formed under the inductor.
- FIG. 7 is a cross-sectional view showing the configuration of the semiconductor device according to the sixth embodiment, and corresponds to a diagram in which the second semiconductor chip 20 is omitted in FIG. 1 of the first embodiment.
- the first inductor 310 and the second inductor 320 are formed in the same wiring layer, and one of the first to fifth embodiments is provided except that one is located inside the other. This is the same configuration as the semiconductor device shown in FIG.
- the first inductor 310 and the second inductor 320 are formed in the uppermost wiring layer 442, but they may be formed in other wiring layers.
- the first inductor 310 is located inside the second inductor 320, but the second inductor 320 may be located inside the first inductor 310.
- FIG. 21 is a three-dimensional view more specifically showing the configuration of the semiconductor device according to the sixth embodiment.
- a first circuit 100 is mounted on a first substrate 102.
- a first inductor 310 and a second inductor 320 are mounted on the first circuit 100. Since the first inductor 310 and the second inductor 320 are formed in the same wiring layer, it is not necessary to arrange the inductor in the second layer metal.
- the withstand voltage can be increased as compared with the examples up to FIG.
- the same withstand voltage as in the example up to FIG. 20 can be secured even if the number of upper wiring layers is less than that in the example up to FIG. 20, so the cost can be reduced while maintaining the withstand voltage by reducing the number of wiring layers. Is possible.
- a MOS type capacitive element 190 is formed on the first substrate 102.
- One end of the second inductor 320 is connected to the gate electrode 192 of the capacitive element 190, and the other end of the second inductor 320 is connected to the polysilicon resistor 196.
- One end of the polysilicon resistor 196 is connected to the diffusion layer 194 of the capacitive element 190 via a wiring and a contact. Note that the other end of the polysilicon resistor 196 is connected to the transistor 198.
- the same effects as those of the first to fifth embodiments can be obtained. Further, by changing the wiring pattern of the wiring layer including the first inductor 310 and the second inductor 320, the mutual interval between the first inductor 310 and the second inductor 320 is changed, and the first inductor 310 and the second inductor 320 are changed. It is possible to change the withstand voltage between. For this reason, the breakdown voltage between the first inductor 310 and the second inductor 320 can be easily changed.
- FIG. 8 is a schematic plan view of the semiconductor device according to the seventh embodiment, which corresponds to FIG. 6 in the fifth embodiment.
- the receiving circuit 152 includes a filter circuit 156 and the first inductor 310 and the second inductor 320 are formed in the same wiring layer as in the sixth embodiment,
- the configuration is the same as that of the semiconductor device according to the fifth embodiment.
- the filter circuit 156 includes a resistor and a capacitor.
- the resistor and the capacitor are formed in a wiring layer below the first inductor 310 and the second inductor 320.
- FIG. 18 is a three-dimensional view more specifically showing the configuration of the semiconductor device according to the seventh embodiment.
- a first circuit 100 is mounted on a first substrate 102.
- the first circuit 100 is a filter circuit 156 including either a resistor element or a capacitor element.
- a first inductor 310 and a second inductor 320 are mounted on the filter circuit 156.
- the resistance element or the capacitor element can generally be composed of a combination of a well layer, a diffusion layer, a polysilicon layer, and a first layer metal
- the wiring layer above the second layer metal can be used for the inductor.
- a large loop-shaped wiring pattern is not required to configure the resistor element or the capacitor element. Therefore, even if the resistor element or the capacitor element is formed under the first inductor 310 and the second inductor 320, noise due to the induced electromotive force is hardly generated. Accordingly, the resistor element, the capacitor element, and the filter circuit 156 combining them are circuits that are suitable for being disposed under the first inductor 310 and the second inductor 320.
- FIG. 19 shows an example in which the MOS capacitor element 158 of the filter circuit 156 is formed by the polysilicon layer and the well layer, and the resistance element 157 of the filter circuit 156 is formed by the polysilicon layer.
- FIG. 20 shows an example in which the resistance element 157 is formed of a well layer.
- One end of the second inductor 320 is connected to the gate electrode 158 a of the capacitive element 158.
- One end of the polysilicon resistor 196 is connected to the diffusion layer 158b of the capacitive element 158 through the first layer metal wiring and contact.
- the capacitive element can be formed of two polysilicon layers, an MIM (Metal-Insulator-Metal) capacitor in which the first layer metal is arranged in a comb shape, It is also possible to form a parallel plate type MIM capacitor in which a first layer metal and a second layer metal are arranged in parallel.
- the resistance element can be formed of a diffusion layer or a metal layer.
- the first layer metal is used as a lead line for the first inductor 310, a lead line for the resistance element 157, and a lead line for the capacitor element 158 formed of the second layer metal.
- the metal layer above the second layer metal can be used to form the first inductor 310 and the second inductor 320.
- a resistance element and a capacitance element occupy a larger area than a transistor. Therefore, by arranging such an element under the first inductor 310 and the second inductor 320, the area of the first substrate 102 is more effective. Therefore, the cost of the semiconductor device can be reduced.
- the capacitor element 158, the resistor element 157, and the filter circuit 156 using the capacitor element 158 are circuits that are suitable for being disposed below the first inductor 310 and the second inductor 320.
- the same effect as in the fifth embodiment can be obtained.
- the first inductor 310 and the second inductor 320 are formed in the same wiring layer, a wiring layer for forming the resistor and the capacitor constituting the filter circuit 156 can be easily secured. This effect is particularly remarkable when the first inductor 310 and the second inductor 320 are formed in the uppermost wiring layer.
- the resistor and the capacitor constituting the filter circuit 156 can be formed in a layer below the second wiring layer 422, the breakdown voltage of the filter circuit 156 and the second inductor 320 can be secured.
- FIG. 9 is a cross-sectional view showing the configuration of the semiconductor device according to the eighth embodiment, which corresponds to FIG. 7 in the sixth embodiment.
- This semiconductor device has the same configuration as that of the semiconductor device according to the sixth embodiment except that an electromagnetic shield wiring pattern 404 which is a slit-like wiring pattern is provided.
- the electromagnetic shield wiring pattern 404 is formed on the wiring layer 432 positioned between the first inductor 310 and the second inductor 320 and the first substrate 102.
- the electromagnetic shield wiring pattern 404 overlaps the first circuit 100 in a plan view and is grounded.
- FIG. 10 is a plan view showing an example of the wiring pattern 404 for electromagnetic shielding.
- the centers of the first inductor 310 and the second inductor 320 overlap each other.
- the electromagnetic shield wiring pattern 404 is formed to extend radially from the center 316 of the first inductor 310 and the second inductor 320.
- the same effect as that in the seventh embodiment can be obtained.
- the electromagnetic shield wiring pattern 404 is provided, it is possible to suppress the generation of noise in the first circuit 100 due to the magnetic flux generated by the first inductor 310 and the second inductor 320.
- FIG. 11 is a cross-sectional view showing the configuration of the semiconductor device according to the ninth embodiment.
- This semiconductor device is the same as that of the first to eighth embodiments except that the first substrate 102 is an SOI (Silicon On Insulator) substrate and the second circuit 200 is formed on the first substrate 102.
- the configuration is the same as that of any of the semiconductor devices. That is, in the first to eighth embodiments, the semiconductor device is divided into two semiconductor chips, but in this embodiment, the semiconductor device is formed on one semiconductor chip.
- the second inductor 320 and the second circuit 200 are connected by a bonding wire 700, for example.
- An element isolation film 104 is embedded in the silicon layer of the first substrate 102.
- the lower end of the element isolation film 104 reaches the insulating layer of the first substrate 102.
- the element isolation film 104 insulates the first circuit 100 and the second circuit 200 from each other. For this reason, even if the reference voltages of the first circuit 100 and the second circuit 200 are different, the first circuit 100 and the second circuit 200 are suppressed from affecting each other.
- the same effects as those of the first to eighth embodiments can be obtained.
- the first circuit 100 and the second circuit 200 can be formed on one semiconductor chip.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Semiconductor Integrated Circuits (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Near-Field Transmission Systems (AREA)
Abstract
Description
前記第1基板に形成された第1回路と、
前記第1基板上に形成された多層配線層と、
前記多層配線層に形成され、前記第1基板と平行な面内で巻かれた送信側インダクタと、
前記多層配線層に形成され、前記第1基板と平行な面内で巻かれており、平面視において前記送信側インダクタと重なっている受信側インダクタと、
を備え、
前記第1回路は、前記送信側インダクタ及び前記受信側インダクタの一方に接続されており、
平面視において、前記第1回路の少なくとも一部は、前記送信側インダクタ及び前記受信側インダクタの内側に位置し、
前記第1回路は、平面視において前記送信側インダクタ及び前記受信側インダクタの内側に位置する部分に、鉤型の配線パターン、スリット状の配線パターン、抵抗素子または容量素子として機能する配線パターンの何れかを有する半導体装置が提供される。
前記第1基板に形成された第1回路と、
前記第1基板上に形成された多層配線層と、
前記多層配線層に形成され、前記第1基板と平行な面内で巻かれた送信側インダクタと、
前記多層配線層に形成され、前記第1基板と平行な面内で巻かれており、平面視において前記送信側インダクタと重なっている受信側インダクタと、
を備えた半導体装置において、
前記第1回路を、前記送信側インダクタ及び前記受信側インダクタの一方に接続し、
平面視において、前記第1回路の少なくとも一部を、前記送信側インダクタ及び前記受信側インダクタの内側に位置させ、
前記第1回路のうち、平面視において前記送信側インダクタ及び前記受信側インダクタの内側に位置する部分に、鉤型の配線パターン、スリット状の配線パターン、抵抗素子または容量素子として機能する配線パターンの何れかを設け、
前記送信側インダクタに送信信号を入力して前記送信側インダクタと前記受信側インダクタを誘導結合させることにより、前記送信信号を前記受信側インダクタに伝達する、信号伝達方法が提供される。
図1は、第1の実施形態に係る半導体装置の構成を示す断面図である。この半導体装置は第1半導体チップ10を有している。第1半導体チップ10は、第1基板102、第1回路100、多層配線層400、第1インダクタ310(送信側インダクタ)、及び第2インダクタ320(受信側インダクタ)を備える。第1基板102は、例えばシリコン基板などの半導体基板である。第1回路100は、第1基板102に形成されている。多層配線層400は、第1基板102上に形成されている。第1インダクタ310は、多層配線層400に形成され、第1基板102と平行な面内で巻かれている。第2インダクタ320は、多層配線層400に形成され、第1基板102と平行な面内で巻かれており、平面視において第1インダクタ310と重なっている。第1回路100は、第1インダクタ310及び第2インダクタ320の一方に接続されている。そして平面視において、第1回路100の少なくとも一部は、第1インダクタ310及び第2インダクタ320の内側に位置している。そして第1回路100のうち、平面視において第1インダクタ310及び第2インダクタ320の内側に位置する部分に、鉤型の配線パターン、スリット状の配線パターン、抵抗素子または容量素子として機能する配線パターンの何れかを設ける。本実施形態では、鉤型の配線パターンを設けている。
図3は、第2の実施形態に係る半導体装置の構成を示す平面概略図であり、第1の実施形態における図2に相当する図である。この半導体装置は、第1インダクタ310の両端が送信側ドライバ回路150に接続されている点を除いて、第1の実施形態と同様の構成である。この実施形態では、図12に示すように、送信側ドライバ回路150によって第1インダクタ310に流す電流を第1の方向または第2の方向の何れか所望の向きに制御することができる。これにより、第2インダクタ320に発生する起電力の向きを逆転させることができる。送信側ドライバ回路150が第1回路100によって制御されている場合、第1回路100に入力される論理信号の値によって、第1インダクタ310に流す電流の向きを変えることが可能になり、これにより、第2インダクタに接続される回路で、第1回路100に入力された論理信号の値を判別することができる。
図4は、第3の実施形態に係る半導体装置の構成を示す平面概略図である。この半導体装置は、第1半導体チップ10と第2半導体チップ20が双方向で信号の送受信を行い、それぞれ第1回路100、第1インダクタ310、第2インダクタ320、及び第2回路200を備えている点を除いて、第1又は第2の実施形態と同様の構成である。
図5は、第4の実施形態に係る半導体装置の構成を示す平面概略図である。この半導体装置は、2組の第1インダクタ310及び第2インダクタ320の双方が第1半導体チップ10に形成されている点を除いて、第3の実施形態と同様の構成である。
図6は、第5の実施形態に係る半導体装置の構成を示す平面概略図であり、第1の実施形態における図2に相当する図である。この半導体装置は、第1回路100が受信回路152及び受信側ドライバ回路154を含んでおり、第2回路200が送信回路である点を除いて、第1の実施形態に係る半導体装置と同様の構成である。本実施形態において、第2インダクタ320が送信側インダクタとして機能し、第1インダクタ310が受信側インダクタとして機能する。
図7は、第6の実施形態に係る半導体装置の構成を示す断面図であり、第1の実施形態の図1において第2半導体チップ20を省略した図に相当する。この半導体装置は、第1インダクタ310及び第2インダクタ320を同一配線層に形成しており、一方が他方の内側に位置している点を除いて、第1~第5の実施形態のいずれかに示した半導体装置と同様の構成である。
図8は、第7の実施形態に係る半導体装置の平面概略図であり、第5の実施形態における図6に相当する図である。この半導体装置は、受信回路152がフィルタ回路156を含んでいる点、及び第1インダクタ310及び第2インダクタ320が第6の実施形態のように同一配線層に形成されている点を除いて、第5の実施形態に係る半導体装置と同様の構成である。フィルタ回路156は抵抗及びコンデンサにより構成されている。この抵抗及びコンデンサは、例えば第1インダクタ310及び第2インダクタ320より下の配線層に形成されている。
図9は、第8の実施形態に係る半導体装置の構成を示す断面図であり、第6の実施形態における図7に相当する図である。この半導体装置は、スリット状の配線パターンである電磁シールド用配線パターン404を有している点を除いて、第6の実施形態に係る半導体装置と同様の構成である。
以上、図面を参照して本発明の実施形態について述べたが、これらは本発明の例示であり、上記以外の様々な構成を採用することもできる。
Claims (15)
- 第1基板と、
前記第1基板に形成された第1回路と、
前記第1基板上に形成された多層配線層と、
前記多層配線層に形成され、前記第1基板と平行な面内で巻かれた送信側インダクタと、
前記多層配線層に形成され、前記第1基板と平行な面内で巻かれており、平面視において前記送信側インダクタと重なっている受信側インダクタと、
を備え、
前記第1回路は、前記送信側インダクタ及び前記受信側インダクタの一方に接続されており、
平面視において、前記第1回路の少なくとも一部は、前記送信側インダクタ及び前記受信側インダクタの内側に位置し、
前記第1回路は、平面視において前記送信側インダクタ及び前記受信側インダクタの内側に位置する部分に、鉤型の配線パターン、スリット状の配線パターン、抵抗素子または容量素子として機能する配線パターンの何れかを有する半導体装置。 - 請求項1に記載の半導体装置において、
前記第1回路は送信回路であり、前記送信側インダクタに接続されている送信側ドライバ回路を含み、
前記送信側インダクタは、両端が前記送信側ドライバ回路に接続されている半導体装置。 - 請求項1に記載の半導体装置において、
前記第1回路は受信回路であり、前記受信側インダクタに接続されている増幅回路、コンパレータ、ヒステリシス回路の何れかを含む半導体装置。 - 請求項1に記載の半導体装置において、
前記第1回路はドライバ回路であり、
前記ドライバ回路の出力端子は外部端子に接続され、
前記ドライバ回路の出力電流又はシンク電流は100mA以上である半導体装置。 - 請求項1に記載の半導体装置において、
前記第1回路はドライバ回路であり、
前記ドライバ回路の出力端子は外部端子に接続され、
前記ドライバ回路のオン抵抗が100Ω以下である半導体装置。 - 請求項1に記載の半導体装置において、
前記第1の回路はフィルタ回路である半導体装置。 - 請求項6に記載の半導体装置において、
前記フィルタ回路は、ポリシリコンを用いた抵抗素子または容量素子を含む半導体装置。 - 請求項6に記載の半導体装置において、
前記フィルタ回路は、ウェルまたは拡散層を用いた抵抗素子または容量素子を含む半導体装置。 - 請求項1~8のいずれか一つに記載の半導体装置において、
前記第1回路はインバータ回路を有する半導体装置。 - 請求項1に記載の半導体装置において、
前記送信側インダクタ及び前記受信側インダクタと前記第1基板の間に位置する配線層に形成され、平面視において前記第1回路と重なっており、かつ接地されている電磁シールド用配線パターンを備える半導体装置。 - 請求項10に記載の半導体装置において、
前記送信側インダクタ及び前記受信側インダクタは互いの中心が重なっており、
前記電磁シールド用配線パターンは、前記送信側インダクタ及び前記受信側インダクタの中心付近から放射状に延伸するように形成されている半導体装置。 - 請求項1に記載の半導体装置において、
前記第1回路はループ状の配線パターンを有しており、
前記ループ状の配線パターンの直径が前記送信側インダクタまたは前記受信側インダクタの直径の10分の1以下である半導体装置。 - 請求項1~12のいずれか一つに記載の半導体装置において、
前記第1回路が、前記第1基板と、前記第1基板上に形成された多層配線層のうち、最下層の配線層のみを用いて構成される半導体装置。 - 請求項13に記載の半導体装置において、
前記送信側インダクタ及び前記受信側インダクタの何れか一方は、前記第1回路に接続されており、かつ、前記第1基板上に形成された多層配線層のうち、最下層から1層上の配線層に形成されている半導体装置。 - 第1基板と、
前記第1基板に形成された第1回路と、
前記第1基板上に形成された多層配線層と、
前記多層配線層に形成され、前記第1基板と平行な面内で巻かれた送信側インダクタと、
前記多層配線層に形成され、前記第1基板と平行な面内で巻かれており、平面視において前記送信側インダクタと重なっている受信側インダクタと、
を備えた半導体装置において、
前記第1回路を、前記送信側インダクタ及び前記受信側インダクタの一方に接続し、
平面視において、前記第1回路の少なくとも一部を、前記送信側インダクタ及び前記受信側インダクタの内側に位置させ、
前記第1回路のうち、平面視において前記送信側インダクタ及び前記受信側インダクタの内側に位置する部分に、鉤型の配線パターン、スリット状の配線パターン、抵抗素子または容量素子として機能する配線パターンの何れかを設け、
前記送信側インダクタに送信信号を入力して前記送信側インダクタと前記受信側インダクタを誘導結合させることにより、前記送信信号を前記受信側インダクタに伝達する、信号伝達方法。
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2011518223A JP5435029B2 (ja) | 2009-06-04 | 2010-04-22 | 半導体装置及び信号伝達方法 |
US13/321,904 US20120062040A1 (en) | 2009-06-04 | 2010-04-22 | Semiconductor device and signal transmission method |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2009-135365 | 2009-06-04 | ||
JP2009135365 | 2009-06-04 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2010140297A1 true WO2010140297A1 (ja) | 2010-12-09 |
Family
ID=43297440
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2010/002905 WO2010140297A1 (ja) | 2009-06-04 | 2010-04-22 | 半導体装置及び信号伝達方法 |
Country Status (3)
Country | Link |
---|---|
US (1) | US20120062040A1 (ja) |
JP (1) | JP5435029B2 (ja) |
WO (1) | WO2010140297A1 (ja) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2010212468A (ja) * | 2009-03-11 | 2010-09-24 | Shinko Electric Ind Co Ltd | インダクタ装置及びその製造方法 |
CN102623391A (zh) * | 2010-12-22 | 2012-08-01 | 新科金朋有限公司 | 半导体器件和在半导体管芯上方形成集成无源器件的方法 |
JP2014072483A (ja) * | 2012-10-01 | 2014-04-21 | Fujitsu Semiconductor Ltd | 半導体装置 |
WO2014155478A1 (ja) * | 2013-03-25 | 2014-10-02 | ルネサスエレクトロニクス株式会社 | 半導体装置およびその製造方法 |
JP6010633B2 (ja) * | 2012-12-19 | 2016-10-19 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
JP2018166245A (ja) * | 2017-03-28 | 2018-10-25 | ラピスセミコンダクタ株式会社 | 半導体装置、及び通信装置の制御方法 |
JP2020021835A (ja) * | 2018-08-01 | 2020-02-06 | ルネサスエレクトロニクス株式会社 | 半導体装置およびその製造方法 |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150115881A1 (en) * | 2013-10-25 | 2015-04-30 | Samsung Electro-Mechanics Co., Ltd. | Wireless power transceiver and portable terminal having the same |
JP6395304B2 (ja) | 2013-11-13 | 2018-09-26 | ローム株式会社 | 半導体装置および半導体モジュール |
CN104810244B (zh) * | 2014-01-26 | 2018-12-18 | 中芯国际集成电路制造(上海)有限公司 | 一种半导体器件的制造方法、半导体器件和电子装置 |
KR20170008617A (ko) * | 2015-07-14 | 2017-01-24 | 삼성전기주식회사 | 무선 전력 수신 장치 및 그 제조방법 |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001085927A (ja) * | 1999-07-15 | 2001-03-30 | Fuji Electric Co Ltd | アンテナユニット、及び通信エリア拡大方法 |
JP2004159174A (ja) * | 2002-11-07 | 2004-06-03 | Toshiba Corp | 伝送線路及び半導体装置 |
JP2007036722A (ja) * | 2005-07-27 | 2007-02-08 | Toshiba Corp | 半導体装置 |
JP2007073812A (ja) * | 2005-09-08 | 2007-03-22 | Mitsubishi Electric Corp | 半導体装置 |
JP2008277332A (ja) * | 2007-04-25 | 2008-11-13 | Sony Corp | 通信基板および半導体集積回路 |
Family Cites Families (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5952849A (en) * | 1997-02-21 | 1999-09-14 | Analog Devices, Inc. | Logic isolator with high transient immunity |
US20030042571A1 (en) * | 1997-10-23 | 2003-03-06 | Baoxing Chen | Chip-scale coils and isolators based thereon |
JP2004112138A (ja) * | 2002-09-17 | 2004-04-08 | Ricoh Co Ltd | ファクシミリ装置 |
JP4572343B2 (ja) * | 2006-03-03 | 2010-11-04 | セイコーエプソン株式会社 | 電子基板、半導体装置および電子機器 |
JP2008029125A (ja) * | 2006-07-21 | 2008-02-07 | Sony Corp | 電磁誘導型処理装置 |
US7750852B2 (en) * | 2007-04-13 | 2010-07-06 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
TW200926218A (en) * | 2007-12-10 | 2009-06-16 | Ind Tech Res Inst | Planar-like inductor coupling structure |
JP5658429B2 (ja) * | 2008-07-03 | 2015-01-28 | ルネサスエレクトロニクス株式会社 | 回路装置 |
US8629650B2 (en) * | 2008-05-13 | 2014-01-14 | Qualcomm Incorporated | Wireless power transfer using multiple transmit antennas |
JP4698702B2 (ja) * | 2008-05-22 | 2011-06-08 | 三菱電機株式会社 | 電子機器 |
EP4234001A3 (en) * | 2009-03-09 | 2023-10-18 | NuCurrent, Inc. | System and method for wireless power transfer in implantable medical devices |
JP5578797B2 (ja) * | 2009-03-13 | 2014-08-27 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
JP5214525B2 (ja) * | 2009-04-20 | 2013-06-19 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
US8474726B2 (en) * | 2010-08-12 | 2013-07-02 | Feinics Amatech Teoranta | RFID antenna modules and increasing coupling |
JP5848120B2 (ja) * | 2010-12-28 | 2016-01-27 | デクセリアルズ株式会社 | アンテナモジュール、通信装置及びアンテナモジュールの製造方法 |
CN103339825B (zh) * | 2011-05-11 | 2015-12-23 | 松下电器产业株式会社 | 电磁共振耦合器 |
US20130127252A1 (en) * | 2011-11-17 | 2013-05-23 | William S. Yerazunis | Wireless Energy Transfer with Perfect Magnetic Conductors |
-
2010
- 2010-04-22 US US13/321,904 patent/US20120062040A1/en not_active Abandoned
- 2010-04-22 JP JP2011518223A patent/JP5435029B2/ja not_active Expired - Fee Related
- 2010-04-22 WO PCT/JP2010/002905 patent/WO2010140297A1/ja active Application Filing
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001085927A (ja) * | 1999-07-15 | 2001-03-30 | Fuji Electric Co Ltd | アンテナユニット、及び通信エリア拡大方法 |
JP2004159174A (ja) * | 2002-11-07 | 2004-06-03 | Toshiba Corp | 伝送線路及び半導体装置 |
JP2007036722A (ja) * | 2005-07-27 | 2007-02-08 | Toshiba Corp | 半導体装置 |
JP2007073812A (ja) * | 2005-09-08 | 2007-03-22 | Mitsubishi Electric Corp | 半導体装置 |
JP2008277332A (ja) * | 2007-04-25 | 2008-11-13 | Sony Corp | 通信基板および半導体集積回路 |
Cited By (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2010212468A (ja) * | 2009-03-11 | 2010-09-24 | Shinko Electric Ind Co Ltd | インダクタ装置及びその製造方法 |
US9368563B2 (en) | 2010-12-22 | 2016-06-14 | STATS ChipPAC Pte. Ltd. | Semiconductor device including integrated passive device formed over semiconductor die with conductive bridge and fan-out redistribution layer |
CN102623391A (zh) * | 2010-12-22 | 2012-08-01 | 新科金朋有限公司 | 半导体器件和在半导体管芯上方形成集成无源器件的方法 |
JP2014072483A (ja) * | 2012-10-01 | 2014-04-21 | Fujitsu Semiconductor Ltd | 半導体装置 |
JPWO2014097425A1 (ja) * | 2012-12-19 | 2017-01-12 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
US9536828B2 (en) | 2012-12-19 | 2017-01-03 | Renesas Electronics Corporation | Semiconductor device |
JP6010633B2 (ja) * | 2012-12-19 | 2016-10-19 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
US9805950B2 (en) | 2013-03-25 | 2017-10-31 | Renesas Electronics Corporation | Semiconductor device and method of manufacturing the same |
WO2014155478A1 (ja) * | 2013-03-25 | 2014-10-02 | ルネサスエレクトロニクス株式会社 | 半導体装置およびその製造方法 |
TWI578493B (zh) * | 2013-03-25 | 2017-04-11 | Renesas Electronics Corp | 半導體裝置及其製造方法 |
US9653396B2 (en) | 2013-03-25 | 2017-05-16 | Renesas Electronics Corporation | Semiconductor device and method of manufacturing the same |
JP6010216B2 (ja) * | 2013-03-25 | 2016-10-19 | ルネサスエレクトロニクス株式会社 | 半導体装置およびその製造方法 |
TWI620305B (zh) * | 2013-03-25 | 2018-04-01 | Renesas Electronics Corp | 半導體裝置及其製造方法 |
US10128125B2 (en) | 2013-03-25 | 2018-11-13 | Renesas Electronics Corporation | Semiconductor device and method of manufacturing the same |
TWI645538B (zh) * | 2013-03-25 | 2018-12-21 | 日商瑞薩電子股份有限公司 | 半導體裝置及其製造方法 |
JP2018166245A (ja) * | 2017-03-28 | 2018-10-25 | ラピスセミコンダクタ株式会社 | 半導体装置、及び通信装置の制御方法 |
JP2020021835A (ja) * | 2018-08-01 | 2020-02-06 | ルネサスエレクトロニクス株式会社 | 半導体装置およびその製造方法 |
JP7034031B2 (ja) | 2018-08-01 | 2022-03-11 | ルネサスエレクトロニクス株式会社 | 半導体装置およびその製造方法 |
Also Published As
Publication number | Publication date |
---|---|
JP5435029B2 (ja) | 2014-03-05 |
US20120062040A1 (en) | 2012-03-15 |
JPWO2010140297A1 (ja) | 2012-11-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5435029B2 (ja) | 半導体装置及び信号伝達方法 | |
JP5578797B2 (ja) | 半導体装置 | |
JP5324829B2 (ja) | 半導体装置 | |
JP5496541B2 (ja) | 半導体装置 | |
JP6237909B1 (ja) | アイソレータおよびアイソレータの製造方法 | |
JP5214525B2 (ja) | 半導体装置 | |
JP5658429B2 (ja) | 回路装置 | |
JP5238562B2 (ja) | 半導体装置 | |
US9742391B2 (en) | Single-chip multi-domain galvanic isolation device and method | |
JP5749366B2 (ja) | 半導体装置 | |
JP6062486B2 (ja) | 半導体装置 | |
JP5968968B2 (ja) | 半導体装置 | |
JP2013239731A (ja) | 半導体装置 | |
US11756881B2 (en) | Semiconductor device | |
JP2014064015A (ja) | 半導体装置 | |
JP2024073137A (ja) | 電子装置 | |
JP5562459B2 (ja) | 半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 10783085 Country of ref document: EP Kind code of ref document: A1 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 13321904 Country of ref document: US |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2011518223 Country of ref document: JP |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 10783085 Country of ref document: EP Kind code of ref document: A1 |