WO2009090520A1 - High aspect ratio holes or trenches - Google Patents
High aspect ratio holes or trenches Download PDFInfo
- Publication number
- WO2009090520A1 WO2009090520A1 PCT/IB2008/055579 IB2008055579W WO2009090520A1 WO 2009090520 A1 WO2009090520 A1 WO 2009090520A1 IB 2008055579 W IB2008055579 W IB 2008055579W WO 2009090520 A1 WO2009090520 A1 WO 2009090520A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- aspect ratio
- holes
- layer
- hole
- substrate
- Prior art date
Links
- 238000000034 method Methods 0.000 claims abstract description 73
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 21
- 239000010703 silicon Substances 0.000 claims abstract description 21
- 239000004065 semiconductor Substances 0.000 claims abstract description 6
- 239000000758 substrate Substances 0.000 claims description 40
- 238000005530 etching Methods 0.000 claims description 16
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 9
- 238000000407 epitaxy Methods 0.000 claims description 9
- 239000000203 mixture Substances 0.000 claims description 9
- 238000004518 low pressure chemical vapour deposition Methods 0.000 claims description 7
- 238000001451 molecular beam epitaxy Methods 0.000 claims description 4
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 claims description 3
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 3
- 238000002488 metal-organic chemical vapour deposition Methods 0.000 claims description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 abstract description 20
- 239000000463 material Substances 0.000 abstract description 15
- 238000004519 manufacturing process Methods 0.000 abstract description 5
- 238000001312 dry etching Methods 0.000 abstract description 4
- 238000001039 wet etching Methods 0.000 abstract description 2
- 239000010410 layer Substances 0.000 description 43
- 238000000151 deposition Methods 0.000 description 14
- 238000011049 filling Methods 0.000 description 12
- 230000008021 deposition Effects 0.000 description 11
- 235000012431 wafers Nutrition 0.000 description 9
- 230000015572 biosynthetic process Effects 0.000 description 6
- 239000002184 metal Substances 0.000 description 6
- 229910052751 metal Inorganic materials 0.000 description 6
- 238000002161 passivation Methods 0.000 description 6
- 229910021417 amorphous silicon Inorganic materials 0.000 description 5
- 230000000694 effects Effects 0.000 description 4
- 238000009623 Bosch process Methods 0.000 description 3
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 3
- 229910052681 coesite Inorganic materials 0.000 description 3
- 229910052802 copper Inorganic materials 0.000 description 3
- 239000010949 copper Substances 0.000 description 3
- 229910052906 cristobalite Inorganic materials 0.000 description 3
- 239000013078 crystal Substances 0.000 description 3
- 230000001419 dependent effect Effects 0.000 description 3
- 238000009713 electroplating Methods 0.000 description 3
- 238000009413 insulation Methods 0.000 description 3
- 239000000377 silicon dioxide Substances 0.000 description 3
- 229910052682 stishovite Inorganic materials 0.000 description 3
- 229910052905 tridymite Inorganic materials 0.000 description 3
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 230000002349 favourable effect Effects 0.000 description 2
- 239000000945 filler Substances 0.000 description 2
- 150000002500 ions Chemical class 0.000 description 2
- 229920000642 polymer Polymers 0.000 description 2
- 230000001681 protective effect Effects 0.000 description 2
- 239000011241 protective layer Substances 0.000 description 2
- WGTYBPLFGIVFAS-UHFFFAOYSA-M tetramethylammonium hydroxide Chemical compound [OH-].C[N+](C)(C)C WGTYBPLFGIVFAS-UHFFFAOYSA-M 0.000 description 2
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 238000011109 contamination Methods 0.000 description 1
- 238000010924 continuous production Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 235000012489 doughnuts Nutrition 0.000 description 1
- 238000002474 experimental method Methods 0.000 description 1
- NBVXSUQYWXRMNV-UHFFFAOYSA-N fluoromethane Chemical compound FC NBVXSUQYWXRMNV-UHFFFAOYSA-N 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 229910010272 inorganic material Inorganic materials 0.000 description 1
- 239000011147 inorganic material Substances 0.000 description 1
- 238000010849 ion bombardment Methods 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 238000005240 physical vapour deposition Methods 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 239000002243 precursor Substances 0.000 description 1
- 125000006850 spacer group Chemical group 0.000 description 1
- 238000004528 spin coating Methods 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- -1 substrate Chemical compound 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76898—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02656—Special treatments
- H01L21/02658—Pretreatments
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
Definitions
- the present invention relates to a method to increase throughput when manufacturing high Aspect Ratio (AR) holes or trenches, and high AR holes or trenches obtained by said method.
- AR Aspect Ratio
- holes or trenches are etched, using dry or wet etching techniques, typically dry etching is preferred.
- a third dimension e.g. of a silicon wafer
- a deep silicon etch is required and further high aspect structures are designed.
- Many products with high aspect holes are in production or development like deep trench capacities, Trench MOSFET, DRAM capacities, through wafer via interconnects, etc.
- Document US2004/0180510 Al discloses methods of producing trench structures having substantially void- free filler materials therein.
- the fillers may be grown from a liner material such as polysilicon formed along the sidewalls of the trench.
- Previously formed voids may be healed by exposing the voids and growing epitaxial silicon.
- Document US2005/0153507 Al discloses a fabrication method for a trench capacitor with an insulation collar in a substrate, which is electrically connected to the substrate on one side via a buried contact. After forming and sinking an electrically conductive filling, an insulation collar and, if appropriate, a buried contact that is connected on all sides, the following are effected: providing at least one liner layer in the trench; filling the trench with a filling made of an auxiliary material, which filling is encapsulated by the at least one liner layer in the trench; providing a mask on the filling for defining the structure of the buried contact, the mask having no projections into the trench; removing a part of the filling using the mask; removing an underlying part of the at least one liner layer for uncovering a corresponding part of the insulation collar.
- D2 and D3 seem to disclose the use of silicon liners, which is of the same material as the substrate, but not of the same crystal or poly-crystalline structure. Further, these liners only temporarily reduces the aspect ratio, as they are removed during further processing. As seems standard practice in such cases, the liner is removed during the process of forming holes, and therefore the silicon liner does not directly reduce the final aspect ratio. In fact, it remains largely the same, as the liner does not or at the most to a small extend appear in the final trench.
- Document US2006/0264054 Al (D4) discloses a method for etching a trench in a semiconductor substrate. More specifically, the present invention relates to a method for etching deep trenches such as those having aspect ratios of 30 and higher.
- a method for etching a trench in a semiconductor substrate includes a first etch cycle wherein the trench is etched to a first depth. Thereafter, a protective liner is deposited on at least the upper part of the trench's sidewalls. The protective liner includes inorganic material. During at least one second etch cycle, the trench is etched to its final depth.
- the substrate is made from another material, which serves as a protective layer, such as SiGe. It is not made of the same material as the substrate, such as Si.
- the liners are not of identical composition to the substrate although they might be Si based or be based on the same material as being used for the substrates. It is noted that the use of liner to reduce the aspect ratio, must, however, be of a different material than that of the substrate to get a selective etch of silicon and not the spacer.
- Etching of wafers as well as certain techniques of deposition of layers, such as techniques as CVD, epitaxy, etc. are very costly, because in certain cases only one wafer can be produced at the same time. So reduction of process time would benefit the costs of processing.
- the person skilled in the art would not consider adding process steps to an existing process, as the total process time and costs would increase, which is in general considered as a disadvantage.
- the objective of the present invention is to remove disadvantages of the prior art, especially those relating to costs and process time.
- existing advantages, such as high aspect ratios of holes, should be maintained.
- the overall idea of the present invention is to increase the aspect ratio in general, by applying a layer in a hole. This is especially economically interesting for a high aspect ratio.
- the aspect ratio of a two-dimensional shape is the ratio of its longer dimension to its shorter dimension. It also applies to two characteristic dimensions of a three- dimensional shape, especially for the longest and shortest 'axes' or for symmetrical objects (e.g. rods or holes) that are described by just two measures (e.g. length and diameter or width). In such cases, the aspect ratio may evaluate to a value less than one (e.g. consider very short and very long rods).
- etch rate is size dependent, instead of etching a very small hole or trench that would require a very long processing, a larger hole or trench is etched, which is then filled with material to get the same aspect ratio, but with a shorter process time. This is due to an etch process time that is smaller because of the higher size structure and deposition techniques that are less expensive in terms of time and cost because of batch processing. The extra process costs are much lower than the large costs induced by a very long dry etch process.
- the present invention relates to a method of forming one or more holes in a substrate, comprising the steps of: providing a substrate having a composition, forming a mask, etching one or more holes in the substrate, which one or more holes have an initial aspect ratio, a depth and a width, which depth and width may vary from hole to hole, and applying a layer, which layer has the same composition as the substrate, preferably having the same crystal structure as the substrate, thereby forming holes which have a final aspect ratio, which final aspect ratio is smaller than the initial aspect ratio, which layer is substantially not removed.
- the present invention is equally well applicable to the formation of trenches, or squares, or donut shaped forms, or oblong structures, or combinations thereof.
- the term "hole” also means a trench, or any other structure having an aspect ratio.
- the present method increases the aspect ratio of said structure.
- the substrate can be any substrate, such as silicon, silicon oxide, silicon- germanium, etc, but preferably is silicon.
- a standard lithographic step is used, wherein a resist is used to protect part of the substrate that is not intended to be etched, and to have another part of the substrate available wherein one or more holes are etched.
- an etch step is applied to actually form one or more holes.
- the etch step is a dry etch step, such as BOSH or RIE, preferably by RIE.
- the RIE process is used to obtain an anisotropic etch.
- a continuous Si etching process is composed only of an etching process. Therefore etching chemistry is often based on e.g. SF 6 ZHBr or SF 6 ZO 2 . In such an etch step it is more difficult to obtain a very high aspect ratio via, as sidewall passivation control is considered more difficult.
- BOSCH process Another process known to obtain a very high aspect ratio via is the so-called BOSCH process.
- This BOSCH process is in fact a RIE etch, with cycles of etching and passivation. As the energy of the ion used is mostly perpendicular to the substrate, the sidewall passivation is not removed, and as a consequence the BOSCH process is improving the anisotropy.
- the BOSCH Si etching process comprises the steps of:
- Si Etch Pulse Si is etched isotropically by F radicals generated in a plasma of a fluorinated gas such as SF 6 .
- Passivation Pulse A layer of passivation polymer is deposited by dissociating a fluorocarbon precursor gas such as C 4 Fs in a plasma.
- - Depassivation Pulse The passivation polymer at the bottom of the etched features is preferentially removed mainly by ion bombardment.
- Pressures are typically in the order of tens of mTorr;
- RF power for plasma density: Thoussands of Watts;
- RF bias for ion energy: hundreds of Watts
- Temperature from cryogenic to room temperature; and - Gas flow: several seem (standard cubic centimer per minute).
- dry etch may be used as well, such as wet etch using KOH, or TMAH.
- wet etch process is an isotropic etching process. Further there are contamination issues. Therefore, in general dry etch is preferred.
- one or more holes are formed, which have a certain depth and a certain width, and thus an initial aspect ratio. It is also envisaged that depth and width may vary from hole to hole, thus at this stage the substrate may comprise various holes, which holes may each have a specific aspect ratio, width, and depth, respectively, varying from hole to hole, in a controlled and objected manner. Thereafter a layer is applied. Said layer has the same composition as the substrate.
- the layer has the same crystal structure as the substrate, e.g. in case of silicon the layer is an epitaxial grown layer.
- the layer is applied, specifically the width of the holes is reduced. It is noted that also the depth is reduced, but this effect is relatively small.
- the layer is typically also applied on the substrate. As a consequence especially the width of the one or more holes is reduced, by approximately two times the thickness of the layer applied. Thus, the aspect ratio is increased. However, as can for instance be seen in Fig. 3, the hole is only partly filled, i.e. is still open.
- the initial aspect ratio was d/Wl
- the final aspect ratio is approximately d/(Wl-2h) or d/W2.
- W2 ⁇ Wl the final aspect ratio is larger than the initial aspect ratio.
- the layer applied does not function as a protective layer or barrier, for instance for an underlying layer or structure.
- the layer applied is substantially not removed, i.e. it remains largely as it was after being applied.
- further processing steps could have some influence on the layer thickness or integrity of the layer, due to process conditions and chemicals used in such steps, but this influence is very small and furthermore, it does not differ significantly from further process steps used in the prior art, as these further process steps largely have the same or similar objective, such as filling of contacts, vias or trenches.
- the holes have an initial aspect ratio, which is a high aspect ratio, preferably larger than 4:1, more preferably larger than 8:1, even more preferably larger than 12:1, most preferably larger than 16:1, such as 20:1.
- the total process time for the present method, comprising etch and epitaxy, with respect to the prior art, for a specific or given aspect ratio reduces most for high aspect ratios.
- the present invention is most favorable for holes with high aspect ratios.
- the initial aspect ratio is at least 1.3 times smaller than the final aspect ratio, preferably at least 1.5 times smaller, even more preferably at least 1.7 times smaller, even more preferably at least 2.0 times smaller, most preferably at least 3.0 times smaller, such as 4.0 times smaller.
- the effect of the present method is most favorable when the diameter of the holes is reduced most, i.e. wherein the final aspect ratio is much larger than the initial aspect ratio.
- the substrate is silicon or an oxide, such as silicon oxide.
- the holes formed may be holes for capacities, through wafer vias, trenches, such as STI, contacts and vias filled with a conductor for connecting metal layers, and holes or structures that require a high aspect ratio in general.
- the layer is applied by epitaxy, LPCVD, MOCVD, plasma enhanced CVD, MBE (Molecular Beam Epitaxy), preferably epitaxy or LPCVD, most preferably epitaxy.
- the layer has a thickness of more than 0.05 times the width of the initial hole, more preferably at a thickness of more than 0.1 times the width of the initial hole, even more preferably at a thickness of more than 0.2 times the width of the initial hole, such as more than 0.25 times the width of the initial hole.
- a thicker layer reduces the aspect ratio the most.
- the substrate material could be a silicon like substrate, but could be also be germanium, which has very similar characteristics as silicon. Also glass substrates could be used, such as dielectric materials, such as SiO 2 .
- the material applied for the layer would in that case be SiO 2 , which could be applied by deposition of SiO 2 PECVD, or TEOS LPCVD.
- the hole is for a deep trench capacity, a trench MOSFET, a DRAM capacity, a through wafer via interconnect, a via, a connect, or combinations thereof. It is noted that with a higher aspect ratio, the time for filling a hole is also shorter. This is for instance important for a subsequent metal filling, which filling typically is a single wafer process. In the latter case it is then easier to close the hole and avoid any problems for a remaining process to be performed, such as a spin coating deposition.
- a via of 25 ⁇ m diameter can be filled by copper electroplating, wherein copper is just an example for a metal, with a high throughput and a better uniformity than filling a via of 50 ⁇ m diameter by copper electroplating, so it that sense it is easier.
- the present invention relates to one or more holes in a substrate, which holes have an initial aspect ratio relating to the one or more holes before applying a further layer as described above, further comprising a layer, which layer has the same composition as the substrate, thereby forming holes which have a final aspect ratio, which final aspect ratio is smaller than the initial aspect ratio.
- the present invention relates to a semiconductor device, made by a method according to the invention.
- the present invention relates to an IC comprising holes according to the invention.
- the present invention is further elucidated by the following Figures and examples, which are not intended to limit the scope of the invention. The person skilled in the art will understand that various embodiments may be combined.
- Fig. 1 shows an etch rate of a standard process as function of hole diameter.
- Fig. 2 shows a prior art hole formation
- Fig. 3 shows a hole formation according to the present invention.
- Fig. 4 shows a SEM photograph of hole according to the invention with EPI growth.
- Fig. 5 shows a SEM photograph of hole according to the invention with EPI growth.
- Fig. 1 shows an etch rate of a standard process as function of hole diameter.
- the etch rate expressed as ⁇ m /min
- the hole diameter expressed in ⁇ m.
- the Figure shows that for a small hole diameter the etch rate is also relatively small. Going from left to right, as the hole diameter increases, also the etch rate increases. It is noted that specifically for small hole diameters the etch rate is relatively small, which etch rate does not increase relatively that much at higher hole diameters.
- a hole surface could be considered to be infinite, but for a small hole diameter, volatile species experience difficulties to get out of hole because of for instance collisions, and as a consequence the etchrate drops.
- This phenomenom is known as Aspect ratio Dependent Etch (ARDE).
- Fig. 2 shows a prior art hole formation. The hole is formed by applying a lithographic mask and etching a hole in a substrate.
- Fig. 3 shows a hole formation according to the present invention.
- First a hole is etched, in a similar way as in Fig. 2.
- the hole diameter is much larger than in the case of Fig. 2.
- the initial aspect ratio is much smaller.
- the hole is partly filled by applying a layer.
- the layer is applied, specifically the width of the holes is reduced. It is noted that also the depth is reduced, but this effect is relatively small.
- the layer is typically also applied on the substrate. As a consequence especially the width of the one or more holes is reduced, by approximately two times the thickness of the layer applied.
- the aspect ratio is increased.
- the initial aspect ratio was d/Wl
- the final aspect ratio is approximately d/(Wl-2h) or d/W2.
- W2 ⁇ Wl the final aspect ratio is larger than the initial aspect ratio.
- the invention specifically relates to deep silicon holes filled with silicon deposition, where batch processing for those deposition techniques exists.
- the present could be extented to any high aspect ratio etch process.
- contact holes for CMOS processing are done in oxide.
- a less constraint etch could than be done, whereafter the contact is then filled with a material.
- an issue is the temperature budget.
- back end processing because of the metal layers, it is not possible to process to high temperature.
- precautions are taken with respect to this concern, it is possible to extent the present invention to those materials.
- Fig. 4 shows a SEM photograph of hole according to the invention which has been partly filled by applying EPI growth.
- Fig. 5 shows a SEM photograph of another hole according to the invention with EPI growth, but the resulting layer is poly-crystalline or with a high defect density.
- the present invention reduces an initial diameter, being 50 ⁇ m in the example, to a final diameter of 25 ⁇ m (not given in the table). From the above table, it is shown that the 10:1 aspect ratio hole is obtained by combining dry etch and epitaxy in only 88% of the time of a comparable single dry etch process of the prior art. For the 14:1 aspect ratio hole only 83% of the time is needed. For larger aspect ratios the reduction is even more significant. Thus, for holes with relatively large aspect ratios, a reduction in process time of more than 10% is achieved, often more than 15%, and in many cases a reduction of more than 20% process time is achieved.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Drying Of Semiconductors (AREA)
Abstract
The present invention relates to a method to increase throughput when manufacturing high Aspect Ratio (AR) holes or trenches, and high AR holes or trenches obtained by said method. In semiconductor devices holes or trenches are etched, using dry or wet etching techniques, typically dry etching is preferred. According to the present invention, the initial aspect ratio of the trenches is increased by depostion of the layer of the same material as the substate on the walls and the bottom of the trenches. In order to get high- integrated devices use of a third dimension, e.g. of a silicon wafer is necessary to follow the ITRS roadmap. Therein, for instance a deep silicon etch is required and further high aspect structures are designed. Many products with high aspect holes are in production or development like deep trench capacities, Trench MOSFET, DRAM capacities, through wafer via interconnects, etc.
Description
HIGH ASPECT RATIO HOLES OR TRENCHES
FIELD OF THE INVENTION
The present invention relates to a method to increase throughput when manufacturing high Aspect Ratio (AR) holes or trenches, and high AR holes or trenches obtained by said method.
BACKGROUND OF THE INVENTION
In semiconductor devices holes or trenches are etched, using dry or wet etching techniques, typically dry etching is preferred.
In order to get high- integrated devices use of a third dimension, e.g. of a silicon wafer, is necessary to follow the ITRS roadmap. Therein, for instance a deep silicon etch is required and further high aspect structures are designed. Many products with high aspect holes are in production or development like deep trench capacities, Trench MOSFET, DRAM capacities, through wafer via interconnects, etc.
With deeper and higher aspect-ratio structures, such devices have improved characteristics. The deep silicon etch process steps become therefore more and more important.
The race for high aspect ratio holes (or trenches) has an impact in terms of cost. It is noted that deep silicon etch is becoming a major cost contributor in the process price. Throughput of those processes can be drastically decreased with the downsizing of structures to etch. This is due to the fact that the etch rate is aspect ratio dependent. The higher the aspect ratio is, the slower the etch rate is. Fig. 1 is an example of etch rate as function of hole diameter, clearly indicating that holes with smaller diameters, i.e. higher aspect ratios, take relatively much longer to be formed. Thus, as a disadvantage, process time and costs increase. Furthermore, as the etching tool is a typically a single wafer tool, a longer process time will dramatically decrease the throughput and increase the process time of a complete batch (25 wafers), and thus add to costs considerably.
Various documents describe formation of holes or trenches with relatively high aspect ratios.
Document US2005/0266655 Al (Dl) discloses deposition of a thin layer of silicon within a high aspect ratio feature to provide a template for selective deposition of oxide therein. In accordance with one embodiment, amorphous silicon is deposited within a shallow trench feature overlying an oxide liner grown therein. After exposure to sputtering to remove the amorphous silicon from outside of the trench, oxide is selectively deposited over the amorphous silicon to fill the trench from the bottom up without voids, thereby creating a shallow trench isolation (STI) structure. Deposition of the amorphous silicon or other silicon containing layers allows the selective oxide deposition step to be integrated with a thermally grown oxide trench liner. It is noted that in the above disclosure the use of a Si liner implicitly reduces the aspect ratio of the hole, but not to the extent of the present invention. Further, no reference is made to the composition of the liner, apart from being amorphous silicon. Thus, the document does not appear to disclose the material of the present substrate used.
Document US2004/0180510 Al (D2) discloses methods of producing trench structures having substantially void- free filler materials therein. The fillers may be grown from a liner material such as polysilicon formed along the sidewalls of the trench. Previously formed voids may be healed by exposing the voids and growing epitaxial silicon.
Document US2005/0153507 Al (D3) discloses a fabrication method for a trench capacitor with an insulation collar in a substrate, which is electrically connected to the substrate on one side via a buried contact. After forming and sinking an electrically conductive filling, an insulation collar and, if appropriate, a buried contact that is connected on all sides, the following are effected: providing at least one liner layer in the trench; filling the trench with a filling made of an auxiliary material, which filling is encapsulated by the at least one liner layer in the trench; providing a mask on the filling for defining the structure of the buried contact, the mask having no projections into the trench; removing a part of the filling using the mask; removing an underlying part of the at least one liner layer for uncovering a corresponding part of the insulation collar.
Thus, D2 and D3 seem to disclose the use of silicon liners, which is of the same material as the substrate, but not of the same crystal or poly-crystalline structure. Further, these liners only temporarily reduces the aspect ratio, as they are removed during further processing. As seems standard practice in such cases, the liner is removed during the process of forming holes, and therefore the silicon liner does not directly reduce the final aspect ratio. In fact, it remains largely the same, as the liner does not or at the most to a small extend appear in the final trench.
Document US2006/0264054 Al (D4) discloses a method for etching a trench in a semiconductor substrate. More specifically, the present invention relates to a method for etching deep trenches such as those having aspect ratios of 30 and higher. According to embodiments of the invention, a method for etching a trench in a semiconductor substrate includes a first etch cycle wherein the trench is etched to a first depth. Thereafter, a protective liner is deposited on at least the upper part of the trench's sidewalls. The protective liner includes inorganic material. During at least one second etch cycle, the trench is etched to its final depth.
It seems that D4 discloses the use of a Si liner, which would implicitly reduce the final aspect ratio. However, the substrate is made from another material, which serves as a protective layer, such as SiGe. It is not made of the same material as the substrate, such as Si.
It is noted that many documents may be found which use Si nitride/oxide liners which would implicitly reduce the aspect ratio of the holes in which they are formed. However, the liners are not of identical composition to the substrate although they might be Si based or be based on the same material as being used for the substrates. It is noted that the use of liner to reduce the aspect ratio, must, however, be of a different material than that of the substrate to get a selective etch of silicon and not the spacer.
Etching of wafers as well as certain techniques of deposition of layers, such as techniques as CVD, epitaxy, etc. are very costly, because in certain cases only one wafer can be produced at the same time. So reduction of process time would benefit the costs of processing. Typically the person skilled in the art would not consider adding process steps to an existing process, as the total process time and costs would increase, which is in general considered as a disadvantage. The objective of the present invention is to remove disadvantages of the prior art, especially those relating to costs and process time. On the other hand, existing advantages, such as high aspect ratios of holes, should be maintained.
SUMMARY OF THE INVENTION The overall idea of the present invention is to increase the aspect ratio in general, by applying a layer in a hole. This is especially economically interesting for a high aspect ratio.
The aspect ratio of a two-dimensional shape is the ratio of its longer dimension to its shorter dimension. It also applies to two characteristic dimensions of a three-
dimensional shape, especially for the longest and shortest 'axes' or for symmetrical objects (e.g. rods or holes) that are described by just two measures (e.g. length and diameter or width). In such cases, the aspect ratio may evaluate to a value less than one (e.g. consider very short and very long rods). As etch rate is size dependent, instead of etching a very small hole or trench that would require a very long processing, a larger hole or trench is etched, which is then filled with material to get the same aspect ratio, but with a shorter process time. This is due to an etch process time that is smaller because of the higher size structure and deposition techniques that are less expensive in terms of time and cost because of batch processing. The extra process costs are much lower than the large costs induced by a very long dry etch process.
DETAILED DESCRIPTION OF THE INVENTION
In a first aspect the present invention relates to a method of forming one or more holes in a substrate, comprising the steps of: providing a substrate having a composition, forming a mask, etching one or more holes in the substrate, which one or more holes have an initial aspect ratio, a depth and a width, which depth and width may vary from hole to hole, and applying a layer, which layer has the same composition as the substrate, preferably having the same crystal structure as the substrate, thereby forming holes which have a final aspect ratio, which final aspect ratio is smaller than the initial aspect ratio, which layer is substantially not removed. The present invention is equally well applicable to the formation of trenches, or squares, or donut shaped forms, or oblong structures, or combinations thereof. Thus within the present invention the term "hole" also means a trench, or any other structure having an aspect ratio. The present method increases the aspect ratio of said structure.
The substrate can be any substrate, such as silicon, silicon oxide, silicon- germanium, etc, but preferably is silicon.
In order to form holes a standard lithographic step is used, wherein a resist is used to protect part of the substrate that is not intended to be etched, and to have another part of the substrate available wherein one or more holes are etched.
Thereafter an etch step is applied to actually form one or more holes.
In a preferred embodiment the etch step is a dry etch step, such as BOSH or RIE, preferably by RIE. The RIE process is used to obtain an anisotropic etch. A continuous Si etching process is composed only of an etching process. Therefore etching chemistry is often based on e.g. SF6ZHBr or SF6ZO2. In such an etch step it is more difficult to obtain a very high aspect ratio via, as sidewall passivation control is considered more difficult.
Another process known to obtain a very high aspect ratio via is the so-called BOSCH process. This BOSCH process is in fact a RIE etch, with cycles of etching and passivation. As the energy of the ion used is mostly perpendicular to the substrate, the sidewall passivation is not removed, and as a consequence the BOSCH process is improving the anisotropy. The BOSCH Si etching process comprises the steps of:
Si Etch Pulse: Si is etched isotropically by F radicals generated in a plasma of a fluorinated gas such as SF6.
Passivation Pulse: A layer of passivation polymer is deposited by dissociating a fluorocarbon precursor gas such as C4Fs in a plasma. - Depassivation Pulse: The passivation polymer at the bottom of the etched features is preferentially removed mainly by ion bombardment.
The cycle of Etch-Passivation-Depassivation is repeated till the desired etch depth is obtained.
Typically, other parameters for Si etching process are, for the Bosh process and a continuous process:
Pressures are typically in the order of tens of mTorr;
RF power (for plasma density): Thoussands of Watts;
RF bias (for ion energy): hundreds of Watts;
Temperature: from cryogenic to room temperature; and - Gas flow: several seem (standard cubic centimer per minute).
Other techniques other than dry etch may be used as well, such as wet etch using KOH, or TMAH. However, a wet etch process is an isotropic etching process. Further there are contamination issues. Therefore, in general dry etch is preferred.
Thereby one or more holes are formed, which have a certain depth and a certain width, and thus an initial aspect ratio. It is also envisaged that depth and width may vary from hole to hole, thus at this stage the substrate may comprise various holes, which holes may each have a specific aspect ratio, width, and depth, respectively, varying from hole to hole, in a controlled and objected manner.
Thereafter a layer is applied. Said layer has the same composition as the substrate.
In a preferred embodiment the layer has the same crystal structure as the substrate, e.g. in case of silicon the layer is an epitaxial grown layer. As the layer is applied, specifically the width of the holes is reduced. It is noted that also the depth is reduced, but this effect is relatively small. Further, the layer is typically also applied on the substrate. As a consequence especially the width of the one or more holes is reduced, by approximately two times the thickness of the layer applied. Thus, the aspect ratio is increased. However, as can for instance be seen in Fig. 3, the hole is only partly filled, i.e. is still open. If the initial width was Wl, and the depth was d, and the thickness of the applied layer is h, the final width is W2 = Wl - 2h, the initial aspect ratio was d/Wl, and the final aspect ratio is approximately d/(Wl-2h) or d/W2. As W2 < Wl, the final aspect ratio is larger than the initial aspect ratio.
The layer applied does not function as a protective layer or barrier, for instance for an underlying layer or structure.
Further, as it is the aim of the present invention to increase the aspect ratio of holes by the present method, the layer applied is substantially not removed, i.e. it remains largely as it was after being applied. Of course further processing steps could have some influence on the layer thickness or integrity of the layer, due to process conditions and chemicals used in such steps, but this influence is very small and furthermore, it does not differ significantly from further process steps used in the prior art, as these further process steps largely have the same or similar objective, such as filling of contacts, vias or trenches.
In table one some experimental results are given, clearly illustrating the advantageous effect of the present invention. In a preferred embodiment the holes have an initial aspect ratio, which is a high aspect ratio, preferably larger than 4:1, more preferably larger than 8:1, even more preferably larger than 12:1, most preferably larger than 16:1, such as 20:1. As can be seen from the experiments below, and can be deducted from Fig. 1, the total process time for the present method, comprising etch and epitaxy, with respect to the prior art, for a specific or given aspect ratio, reduces most for high aspect ratios. Thus, the present invention is most favorable for holes with high aspect ratios.
In a preferred embodiment the initial aspect ratio is at least 1.3 times smaller than the final aspect ratio, preferably at least 1.5 times smaller, even more preferably at least 1.7 times smaller, even more preferably at least 2.0 times smaller, most preferably at least 3.0
times smaller, such as 4.0 times smaller. As with respect to high aspect ratios, the effect of the present method is most favorable when the diameter of the holes is reduced most, i.e. wherein the final aspect ratio is much larger than the initial aspect ratio.
In a preferred embodiment the substrate is silicon or an oxide, such as silicon oxide. The holes formed may be holes for capacities, through wafer vias, trenches, such as STI, contacts and vias filled with a conductor for connecting metal layers, and holes or structures that require a high aspect ratio in general.
In a preferred embodiment the layer is applied by epitaxy, LPCVD, MOCVD, plasma enhanced CVD, MBE (Molecular Beam Epitaxy), preferably epitaxy or LPCVD, most preferably epitaxy. In general, the layer should have a thickness such that the thickness h thereof is large enough, compared to the width of the hole, in order to obtain a final width W2 = Wl-2h after deposition, which is different from the initial width Wl. Preferably the layer has a thickness of more than 0.05 times the width of the initial hole, more preferably at a thickness of more than 0.1 times the width of the initial hole, even more preferably at a thickness of more than 0.2 times the width of the initial hole, such as more than 0.25 times the width of the initial hole. Clearly a thicker layer reduces the aspect ratio the most.
The substrate material, as well as that of the layer applied, could be a silicon like substrate, but could be also be germanium, which has very similar characteristics as silicon. Also glass substrates could be used, such as dielectric materials, such as SiO2.
The material applied for the layer would in that case be SiO2, which could be applied by deposition of SiO2 PECVD, or TEOS LPCVD.
In a preferred embodiment the hole is for a deep trench capacity, a trench MOSFET, a DRAM capacity, a through wafer via interconnect, a via, a connect, or combinations thereof. It is noted that with a higher aspect ratio, the time for filling a hole is also shorter. This is for instance important for a subsequent metal filling, which filling typically is a single wafer process. In the latter case it is then easier to close the hole and avoid any problems for a remaining process to be performed, such as a spin coating deposition. Again, this phenomena is important for metal filling of holes, as metal thickness deposition is, most of the time, limited, for instance, to a few microns in case of a PVD process, to tens of microns for an electroplating process and an electroless process. For example, a via of 25 μm diameter can be filled by copper electroplating, wherein copper is just an example for a metal, with a high throughput and a better uniformity than filling a via of 50 μm diameter by copper electroplating, so it that sense it is easier.
In a second aspect the present invention relates to one or more holes in a substrate, which holes have an initial aspect ratio relating to the one or more holes before applying a further layer as described above, further comprising a layer, which layer has the same composition as the substrate, thereby forming holes which have a final aspect ratio, which final aspect ratio is smaller than the initial aspect ratio.
In a third aspect the present invention relates to a semiconductor device, made by a method according to the invention.
In a fourth aspect the present invention relates to an IC comprising holes according to the invention. The present invention is further elucidated by the following Figures and examples, which are not intended to limit the scope of the invention. The person skilled in the art will understand that various embodiments may be combined.
BRIEF DESCRIPTION OF THE DRAWINGS Fig. 1 shows an etch rate of a standard process as function of hole diameter.
Fig. 2 shows a prior art hole formation.
Fig. 3 shows a hole formation according to the present invention. Fig. 4 shows a SEM photograph of hole according to the invention with EPI growth. Fig. 5 shows a SEM photograph of hole according to the invention with EPI growth.
DETAILED DESCRIPTION OF THE DRAWINGS
Fig. 1 shows an etch rate of a standard process as function of hole diameter. For a standard process, such as a RIE or BOSH process, the etch rate, expressed as μm /min, is given as a function of the hole diameter, expressed in μm. The Figure shows that for a small hole diameter the etch rate is also relatively small. Going from left to right, as the hole diameter increases, also the etch rate increases. It is noted that specifically for small hole diameters the etch rate is relatively small, which etch rate does not increase relatively that much at higher hole diameters. In other words, for relatively large diameter, a hole surface could be considered to be infinite, but for a small hole diameter, volatile species experience difficulties to get out of hole because of for instance collisions, and as a consequence the etchrate drops. This phenomenom is known as Aspect ratio Dependent Etch (ARDE).
Fig. 2 shows a prior art hole formation. The hole is formed by applying a lithographic mask and etching a hole in a substrate.
Fig. 3 shows a hole formation according to the present invention. First a hole is etched, in a similar way as in Fig. 2. However, the hole diameter is much larger than in the case of Fig. 2. As a consequence the initial aspect ratio is much smaller. Than, the hole is partly filled by applying a layer. As the layer is applied, specifically the width of the holes is reduced. It is noted that also the depth is reduced, but this effect is relatively small. Further, the layer is typically also applied on the substrate. As a consequence especially the width of the one or more holes is reduced, by approximately two times the thickness of the layer applied. Thus, the aspect ratio is increased. If the initial width was Wl, and the depth was d, and the thickness of the applied layer is h, the final width is W2 = Wl - 2h, the initial aspect ratio was d/Wl, and the final aspect ratio is approximately d/(Wl-2h) or d/W2. As W2 < Wl, the final aspect ratio is larger than the initial aspect ratio.
When depositing layers batch tools may be used, in order to reduce process time and costs even further, such as LPCVD tools.
The study has been made with EPI tool, but LPCVD poly deposition could be also an alternative for narrowing a via diameter.
The invention specifically relates to deep silicon holes filled with silicon deposition, where batch processing for those deposition techniques exists. However, it is envisaged that the present could be extented to any high aspect ratio etch process. For example, contact holes for CMOS processing are done in oxide. A less constraint etch could than be done, whereafter the contact is then filled with a material. It is noted that an issue is the temperature budget. In back end processing, because of the metal layers, it is not possible to process to high temperature. However, if precautions are taken with respect to this concern, it is possible to extent the present invention to those materials.
Fig. 4 shows a SEM photograph of hole according to the invention which has been partly filled by applying EPI growth.
Fig. 5 shows a SEM photograph of another hole according to the invention with EPI growth, but the resulting layer is poly-crystalline or with a high defect density.
Table 1. Aspect ratio after etch or after etch and EPI.
The present invention reduces an initial diameter, being 50 μm in the example, to a final diameter of 25 μm (not given in the table). From the above table, it is shown that the 10:1 aspect ratio hole is obtained by combining dry etch and epitaxy in only 88% of the time of a comparable single dry etch process of the prior art. For the 14:1 aspect ratio hole only 83% of the time is needed. For larger aspect ratios the reduction is even more significant. Thus, for holes with relatively large aspect ratios, a reduction in process time of more than 10% is achieved, often more than 15%, and in many cases a reduction of more than 20% process time is achieved.
Claims
1. Method of forming one or more holes in a substrate, comprising the steps of: providing a substrate having a composition, forming a mask, etching one or more holes in the substrate, which one or more holes have an initial aspect ratio, a depth and a width, and applying a layer, which layer has the same composition as the substrate, thereby forming holes which have a final aspect ratio, which final aspect ratio is smaller than the initial aspect ratio, which layer is substantially not removed.
2. Method according to claim 1, wherein the etch step is a dry etch step, such as
BOSCH or RIE, preferably RIE.
3. Method according to claim 1 or 2, wherein the initial aspect ratio is a high aspect ratio, such as larger than 4:1, preferably larger than 6:1, such as larger than 8:1.
4. Method according to any of claims 1-3, wherein the initial aspect ratio is at least 1.3 times smaller than the final aspect ratio, preferably at least 1.5 times smaller, even more preferably at least 1.7 times smaller, even more preferably at least 2.0 times smaller, most preferably at least 3.0 times smaller.
5. Method according to any of claims 1-4, wherein the substrate is silicon or an oxide, such as silicon oxide.
6. Method according to any of claims 1-5, wherein the layer is applied by epitaxy, LPCVD, MOCVD, plasma enhanced CVD, MBE (Molecular Beam Epitaxy), preferably epitaxy or LPCVD, most preferably epitaxy, and preferably at a thickness of more than 0.05 times the width of the initial hole, more preferably at a thickness of more than 0.1 times the width of the initial hole, even more preferably at a thickness of more than 0.2 times the width of the initial hole, such as more than 0.25 times the width of the initial hole.
7. Method according to any of claims 1-6, wherein the hole is for a deep trench capacity, a trench MOSFET, a DRAM capacity, a through wafer via interconnect, a via, a connect, or combinations thereof.
8. One or more holes in a substrate, which holes have an initial aspect ratio relating to the hole without a layer, further comprising a layer, which layer has the same composition as the substrate, thereby forming holes which have a final aspect ratio, which final aspect ratio is smaller than the initial aspect ratio.
9. Hole obtainable by a method according to any of claims 1-7.
10. Semiconductor device, made by a method according to any of claims 1-7.
11. IC comprising holes according to claim 8 or 9.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP08871114A EP2232533A1 (en) | 2008-01-16 | 2008-12-30 | High aspect ratio holes or trenches |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP08100543.1 | 2008-01-16 | ||
EP08100543 | 2008-01-16 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2009090520A1 true WO2009090520A1 (en) | 2009-07-23 |
Family
ID=40430166
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/IB2008/055579 WO2009090520A1 (en) | 2008-01-16 | 2008-12-30 | High aspect ratio holes or trenches |
Country Status (2)
Country | Link |
---|---|
EP (1) | EP2232533A1 (en) |
WO (1) | WO2009090520A1 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103606534A (en) * | 2013-12-03 | 2014-02-26 | 中微半导体设备(上海)有限公司 | Semiconductor structure forming method |
TWI553731B (en) * | 2012-11-16 | 2016-10-11 | The method of etching the deep through hole | |
CN106564855A (en) * | 2015-10-08 | 2017-04-19 | 北京北方微电子基地设备工艺研究中心有限责任公司 | Deep silicon etching method |
US10910158B2 (en) | 2018-08-21 | 2021-02-02 | Shenzhen Weitongbo Technology Co., Ltd. | Capacitor and method for fabricating the same |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4980306A (en) * | 1987-11-11 | 1990-12-25 | Seiko Instruments Inc. | Method of making a CMOS device with trench isolation device |
DE10310080A1 (en) * | 2002-03-07 | 2003-10-02 | Infineon Technologies Ag | Formation of at least one deep trench structure comprises forming epitaxial silicon film on at least some portions of sidewalls of deep trench to reduce initial dimensions of deep trenches to targeted dimensions |
US20040004264A1 (en) * | 2002-07-04 | 2004-01-08 | Samsung Electronics Co., Ltd. | Semiconductor device and method of manufacturing the same |
US20050142799A1 (en) * | 2003-12-31 | 2005-06-30 | Dongbuanam Semiconductor Inc. | Method for forming STI of semiconductor device |
US20060043456A1 (en) * | 2004-09-02 | 2006-03-02 | Micron Technology, Inc. | Protection of tunnel dielectric using epitaxial silicon |
US20080035962A1 (en) * | 2006-08-09 | 2008-02-14 | Young-Ho Kim | Semiconductor Device And Method of Manufacturing the Same |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE4420962C2 (en) * | 1994-06-16 | 1998-09-17 | Bosch Gmbh Robert | Process for processing silicon |
US20070212888A1 (en) * | 2004-03-29 | 2007-09-13 | Sumitomo Precision Products Co., Ltd. | Silicon Substrate Etching Method |
-
2008
- 2008-12-30 EP EP08871114A patent/EP2232533A1/en not_active Ceased
- 2008-12-30 WO PCT/IB2008/055579 patent/WO2009090520A1/en active Application Filing
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4980306A (en) * | 1987-11-11 | 1990-12-25 | Seiko Instruments Inc. | Method of making a CMOS device with trench isolation device |
DE10310080A1 (en) * | 2002-03-07 | 2003-10-02 | Infineon Technologies Ag | Formation of at least one deep trench structure comprises forming epitaxial silicon film on at least some portions of sidewalls of deep trench to reduce initial dimensions of deep trenches to targeted dimensions |
US20040004264A1 (en) * | 2002-07-04 | 2004-01-08 | Samsung Electronics Co., Ltd. | Semiconductor device and method of manufacturing the same |
US20050142799A1 (en) * | 2003-12-31 | 2005-06-30 | Dongbuanam Semiconductor Inc. | Method for forming STI of semiconductor device |
US20060043456A1 (en) * | 2004-09-02 | 2006-03-02 | Micron Technology, Inc. | Protection of tunnel dielectric using epitaxial silicon |
US20080035962A1 (en) * | 2006-08-09 | 2008-02-14 | Young-Ho Kim | Semiconductor Device And Method of Manufacturing the Same |
Non-Patent Citations (1)
Title |
---|
See also references of EP2232533A1 * |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI553731B (en) * | 2012-11-16 | 2016-10-11 | The method of etching the deep through hole | |
CN103606534A (en) * | 2013-12-03 | 2014-02-26 | 中微半导体设备(上海)有限公司 | Semiconductor structure forming method |
CN103606534B (en) * | 2013-12-03 | 2016-03-30 | 中微半导体设备(上海)有限公司 | The formation method of semiconductor structure |
CN106564855A (en) * | 2015-10-08 | 2017-04-19 | 北京北方微电子基地设备工艺研究中心有限责任公司 | Deep silicon etching method |
CN106564855B (en) * | 2015-10-08 | 2019-05-31 | 北京北方华创微电子装备有限公司 | A kind of deep silicon etching method |
US10910158B2 (en) | 2018-08-21 | 2021-02-02 | Shenzhen Weitongbo Technology Co., Ltd. | Capacitor and method for fabricating the same |
Also Published As
Publication number | Publication date |
---|---|
EP2232533A1 (en) | 2010-09-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN102420210B (en) | Device with through-silicon via (tsv) and method of forming the same | |
US7807583B2 (en) | High aspect ratio via etch | |
US7964502B2 (en) | Multilayered through via | |
US20030057184A1 (en) | Method for pull back SiN to increase rounding effect in a shallow trench isolation process | |
CN102412140B (en) | Non-uniformity reduction in semiconductor planarization | |
CN103400800B (en) | Bosch lithographic method | |
CN1783452A (en) | Method for forming silicon lining bottom on pattern insulator | |
KR100518587B1 (en) | Fabrication Method for shallow trench isolation structure and microelectronic device having the same structure | |
CN103633014A (en) | Method of manufacturing semiconductor device | |
EP2232533A1 (en) | High aspect ratio holes or trenches | |
CN105895504B (en) | Dielectric structure and forming method thereof with reverse cone | |
US8017493B2 (en) | Method of planarizing a semiconductor device | |
US7041547B2 (en) | Methods of forming polished material and methods of forming isolation regions | |
CN104752321B (en) | The manufacture method of semiconductor devices | |
US6670275B2 (en) | Method of rounding a topcorner of trench | |
CN103531454B (en) | Method, semi-conductor device manufacturing method | |
US8633113B2 (en) | Method for fabricating a bottom oxide layer in a trench | |
US9048286B2 (en) | Substrate for integrated circuit and method for forming the same | |
CN102054746A (en) | Forming method of silicon through hole interconnection structure | |
US11152389B2 (en) | Methods for solving epitaxial growth loading effect at different pattern density regions | |
CN115132645A (en) | Manufacturing method of FDSOI | |
US8569143B2 (en) | Methods of fabricating a semiconductor IC having a hardened shallow trench isolation (STI) | |
JP2005005697A (en) | Manufacturing method of semiconductor device | |
US9875909B1 (en) | Method for planarizing material layer | |
TWI241651B (en) | Semiconductor etch speed modification |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 08871114 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2008871114 Country of ref document: EP |