WO2009087037A3 - Elektrische schaltungsanordnung mit mindestens einem leistungshalbleiter und verfahren zu deren herstellung - Google Patents

Elektrische schaltungsanordnung mit mindestens einem leistungshalbleiter und verfahren zu deren herstellung Download PDF

Info

Publication number
WO2009087037A3
WO2009087037A3 PCT/EP2008/067839 EP2008067839W WO2009087037A3 WO 2009087037 A3 WO2009087037 A3 WO 2009087037A3 EP 2008067839 W EP2008067839 W EP 2008067839W WO 2009087037 A3 WO2009087037 A3 WO 2009087037A3
Authority
WO
WIPO (PCT)
Prior art keywords
power semiconductor
circuit arrangement
electric circuit
production
substrate
Prior art date
Application number
PCT/EP2008/067839
Other languages
English (en)
French (fr)
Other versions
WO2009087037A2 (de
Inventor
Daniel Wolde-Giorgis
Thomas Kalich
Original Assignee
Robert Bosch Gmbh
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Robert Bosch Gmbh filed Critical Robert Bosch Gmbh
Publication of WO2009087037A2 publication Critical patent/WO2009087037A2/de
Publication of WO2009087037A3 publication Critical patent/WO2009087037A3/de

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/07—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
    • H01L25/072—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next to each other
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16245—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29299—Base material
    • H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29339—Silver [Ag] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29299—Base material
    • H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29344—Gold [Au] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/3201—Structure
    • H01L2224/32012—Structure relative to the bonding area, e.g. bond pad
    • H01L2224/32014—Structure relative to the bonding area, e.g. bond pad the layer connector being smaller than the bonding area, e.g. bond pad
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319—Arrangement of the layer connectors prior to mounting
    • H01L2224/83194—Lateral distribution of the layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/83801—Soldering or alloying
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/8384—Sintering
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01047—Silver [Ag]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/0105—Tin [Sn]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01058—Cerium [Ce]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Wire Bonding (AREA)
  • Combinations Of Printed Boards (AREA)
  • Die Bonding (AREA)

Abstract

Die Erfindung betrifft eine elektrische Schaltungsanordnung mit mindestens einem Leistungshalbleiter, der mit seiner Unterseite auf einem Trägersubstrat angeordnet ist und an seiner Unterseite mindestens einen elektrischen Anschluss aufweist, der mit mindestens einem Gegenanschluss des Trägersubstrats elektrisch kontaktverbunden ist. Es ist vorgesehen, dass der Leistungshalbleiter (1) mit seiner Oberseite (4) an einem Obersubstrat (11) anliegt und auf seiner Oberseite (4) mindestens einen weiteren elektrischen Anschluss (6) aufweist, der mit mindestens einem Gegenanschluss (14) des Obersubstrats (11) über eine elektrisch leitende Sinterverbindung (17) kontaktverbunden ist. Weiter betrifft die Erfindung ein Verfahren zur Kontaktierung eines Leistungshalbleiters mit mindestens einem Substrat. Es ist vorgesehen, dass der Leistungshalbleiter zwischen zwei Substraten spaltfrei angeordnet wird und durch einen Sinterprozess mindestens einen elektrische Anschluss des Leistungshalbleiters mit mindestens einem elektrischen Gegenanschluss von mindestens einem der Substrate durch Sintern verbunden wird.
PCT/EP2008/067839 2008-01-10 2008-12-18 Elektrische schaltungsanordnung mit mindestens einem leistungshalbleiter und verfahren zu deren herstellung WO2009087037A2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE102008003788A DE102008003788A1 (de) 2008-01-10 2008-01-10 Elektrische Schaltungsanordnung mit mindestens einem Leistungshalbleiter und Verfahren zu deren Herstellung
DE102008003788.5 2008-01-10

Publications (2)

Publication Number Publication Date
WO2009087037A2 WO2009087037A2 (de) 2009-07-16
WO2009087037A3 true WO2009087037A3 (de) 2009-09-24

Family

ID=40673533

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/EP2008/067839 WO2009087037A2 (de) 2008-01-10 2008-12-18 Elektrische schaltungsanordnung mit mindestens einem leistungshalbleiter und verfahren zu deren herstellung

Country Status (2)

Country Link
DE (1) DE102008003788A1 (de)
WO (1) WO2009087037A2 (de)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1998015005A1 (de) * 1996-09-30 1998-04-09 Siemens Aktiengesellschaft Mikroelektronisches bauteil in sandwich-bauweise
WO2002049104A2 (de) * 2000-12-13 2002-06-20 Daimlerchrysler Ag Leistungsmodul mit verbessertem transienten wärmewiderstand
DE102004057494A1 (de) * 2004-11-29 2006-06-08 Siemens Ag Metallisierte Folie zur flächigen Kontaktierung

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1998015005A1 (de) * 1996-09-30 1998-04-09 Siemens Aktiengesellschaft Mikroelektronisches bauteil in sandwich-bauweise
WO2002049104A2 (de) * 2000-12-13 2002-06-20 Daimlerchrysler Ag Leistungsmodul mit verbessertem transienten wärmewiderstand
DE102004057494A1 (de) * 2004-11-29 2006-06-08 Siemens Ag Metallisierte Folie zur flächigen Kontaktierung

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
JOHN G BAI ET AL: "Processing and Characterization of Nanosilver Pastes for Die-Attaching SiC Devices", IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, IEEE, PISCATAWAY, NY, US, vol. 30, no. 4, 1 October 2007 (2007-10-01), pages 241 - 245, XP011192995, ISSN: 1521-334X *

Also Published As

Publication number Publication date
WO2009087037A2 (de) 2009-07-16
DE102008003788A1 (de) 2009-07-16

Similar Documents

Publication Publication Date Title
PT1956647E (pt) Circuito com dispositivo de ligação e correspondente processo de produção
MY181332A (en) Pane with electrical connection element and connection bridge
WO2012143784A8 (en) Semiconductor device and manufacturing method thereof
MX346351B (es) Método para producir un panel que tiene un elemento de conexión eléctrica.
TW200644187A (en) Semiconductor device and method for manufacturing semiconductor device
MY183691A (en) Pane with electrical connection element and compensator plates
WO2011097089A3 (en) Recessed semiconductor substrates
WO2010091680A3 (de) Solarzellenstring und solarmodul mit derartigen solarzellenstrings
WO2012062274A3 (de) Leistungshalbleitermodul und verfahren zur herstellung eines gesinterten leistungshalbleitermoduls mit temperaturfühler
TW200802653A (en) Semiconductor apparatus and method of producing the same
WO2009114670A3 (en) Support mounted electrically interconnected die assembly
WO2010071363A3 (ko) 태양전지용 전극, 그 제조방법 및 태양전지
RU2009138474A (ru) Сенсорная панель и способ ее производства
PH12014000026A1 (en) Semiconductor component and method of manufacture
TW200627562A (en) Chip electrical connection structure and fabrication method thereof
PL1868243T3 (pl) Półprzewodnikowy moduł mocy z wzajemnie elektrycznie izolowanymi elementami przyłączeniowymi
WO2010038179A3 (en) An oled device and an electronic circuit
WO2013023926A3 (en) Electronic device comprising a capacitor in a holder for a circuit board and method for production thereof
WO2013156162A3 (de) Elektrische heizvorrichtung, bauelement sowie verfahren zu deren herstellung
WO2012120032A3 (de) Baugruppe mit einem träger, einem smd-bauteil und einem stanzgitterteil
TWI256128B (en) Panel for electro-optical apparatus, method of manufacture thereof, electro-optical apparatus and electronic apparatus
WO2009043670A3 (de) Elektronische schaltung aus teilschaltungen und verfahren zu deren herstellung
MY177667A (en) Pane with at least two electrical connection elements and a connecting conductor
WO2012091487A3 (ko) 전극 및 이를 포함하는 전자소자
WO2011112409A3 (en) Wiring substrate with customization layers

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 08869245

Country of ref document: EP

Kind code of ref document: A2

122 Ep: pct application non-entry in european phase

Ref document number: 08869245

Country of ref document: EP

Kind code of ref document: A2