WO2006095393A1 - 光半導体装置とその製造方法 - Google Patents
光半導体装置とその製造方法 Download PDFInfo
- Publication number
- WO2006095393A1 WO2006095393A1 PCT/JP2005/003798 JP2005003798W WO2006095393A1 WO 2006095393 A1 WO2006095393 A1 WO 2006095393A1 JP 2005003798 W JP2005003798 W JP 2005003798W WO 2006095393 A1 WO2006095393 A1 WO 2006095393A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- layer
- semiconductor device
- optical semiconductor
- contact
- contact layer
- Prior art date
Links
- 230000003287 optical effect Effects 0.000 title claims abstract description 67
- 239000004065 semiconductor Substances 0.000 title claims abstract description 60
- 238000004519 manufacturing process Methods 0.000 title claims description 30
- 238000000034 method Methods 0.000 title claims description 25
- 239000002096 quantum dot Substances 0.000 claims abstract description 33
- 239000000758 substrate Substances 0.000 claims abstract description 31
- 229910001218 Gallium arsenide Inorganic materials 0.000 claims abstract description 25
- 238000005530 etching Methods 0.000 claims description 20
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 claims description 18
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 claims description 14
- 229910052751 metal Inorganic materials 0.000 claims description 14
- 239000002184 metal Substances 0.000 claims description 14
- 239000010936 titanium Substances 0.000 claims description 14
- 229910052719 titanium Inorganic materials 0.000 claims description 14
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 claims description 13
- 239000010931 gold Substances 0.000 claims description 11
- 229910052737 gold Inorganic materials 0.000 claims description 11
- 229910052697 platinum Inorganic materials 0.000 claims description 9
- 238000007740 vapor deposition Methods 0.000 claims description 9
- 229920002120 photoresistant polymer Polymers 0.000 claims description 8
- 238000001039 wet etching Methods 0.000 claims description 8
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 6
- RPQDHPTXJYYUPQ-UHFFFAOYSA-N indium arsenide Chemical compound [In]#[As] RPQDHPTXJYYUPQ-UHFFFAOYSA-N 0.000 claims description 6
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 6
- 229910000673 Indium arsenide Inorganic materials 0.000 claims description 5
- 238000001312 dry etching Methods 0.000 claims description 4
- 229910052710 silicon Inorganic materials 0.000 claims description 4
- 239000010703 silicon Substances 0.000 claims description 4
- 229910000980 Aluminium gallium arsenide Inorganic materials 0.000 claims description 2
- 239000000470 constituent Substances 0.000 claims 1
- 230000008016 vaporization Effects 0.000 claims 1
- 239000010410 layer Substances 0.000 description 199
- 238000010894 electron beam technology Methods 0.000 description 10
- 230000004888 barrier function Effects 0.000 description 8
- 239000007789 gas Substances 0.000 description 8
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 6
- 238000000151 deposition Methods 0.000 description 6
- 230000008021 deposition Effects 0.000 description 6
- 230000003071 parasitic effect Effects 0.000 description 6
- RBFQJDQYXXHULB-UHFFFAOYSA-N arsane Chemical compound [AsH3] RBFQJDQYXXHULB-UHFFFAOYSA-N 0.000 description 5
- 239000000243 solution Substances 0.000 description 5
- RGGPNXQUMRMPRA-UHFFFAOYSA-N triethylgallium Chemical compound CC[Ga](CC)CC RGGPNXQUMRMPRA-UHFFFAOYSA-N 0.000 description 5
- 238000012360 testing method Methods 0.000 description 4
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 3
- 239000000969 carrier Substances 0.000 description 3
- 238000004891 communication Methods 0.000 description 3
- 230000007547 defect Effects 0.000 description 3
- 238000013461 design Methods 0.000 description 3
- 238000000206 photolithography Methods 0.000 description 3
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 2
- 239000012535 impurity Substances 0.000 description 2
- 230000006798 recombination Effects 0.000 description 2
- 238000005215 recombination Methods 0.000 description 2
- 238000009736 wetting Methods 0.000 description 2
- 229910000927 Ge alloy Inorganic materials 0.000 description 1
- 229910004298 SiO 2 Inorganic materials 0.000 description 1
- HCHKCACWOHOZIP-UHFFFAOYSA-N Zinc Chemical compound [Zn] HCHKCACWOHOZIP-UHFFFAOYSA-N 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 238000004140 cleaning Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000000605 extraction Methods 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 239000011259 mixed solution Substances 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 230000010287 polarization Effects 0.000 description 1
- 229910000077 silane Inorganic materials 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 238000000992 sputter etching Methods 0.000 description 1
- JLTRXTDYQLMHGR-UHFFFAOYSA-N trimethylaluminium Chemical compound C[Al](C)C JLTRXTDYQLMHGR-UHFFFAOYSA-N 0.000 description 1
- IBEFSUTVZWZJEL-UHFFFAOYSA-N trimethylindium Chemical compound C[In](C)C IBEFSUTVZWZJEL-UHFFFAOYSA-N 0.000 description 1
- 229910052725 zinc Inorganic materials 0.000 description 1
- 239000011701 zinc Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
- H01S5/00—Semiconductor lasers
- H01S5/30—Structure or shape of the active region; Materials used for the active region
- H01S5/34—Structure or shape of the active region; Materials used for the active region comprising quantum well or superlattice structures, e.g. single quantum well [SQW] lasers, multiple quantum well [MQW] lasers or graded index separate confinement heterostructure [GRINSCH] lasers
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B82—NANOTECHNOLOGY
- B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
- B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B82—NANOTECHNOLOGY
- B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
- B82Y20/00—Nanooptics, e.g. quantum optics or photonic crystals
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/36—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes
- H01L33/38—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes with a particular shape
- H01L33/385—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes with a particular shape the electrode extending at least partially onto a side surface of the semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
- H01S2301/00—Functional characteristics
- H01S2301/17—Semiconductor lasers comprising special layers
- H01S2301/176—Specific passivation layers on surfaces other than the emission facet
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
- H01S5/00—Semiconductor lasers
- H01S5/04—Processes or apparatus for excitation, e.g. pumping, e.g. by electron beams
- H01S5/042—Electrical excitation ; Circuits therefor
- H01S5/0425—Electrodes, e.g. characterised by the structure
- H01S5/04252—Electrodes, e.g. characterised by the structure characterised by the material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
- H01S5/00—Semiconductor lasers
- H01S5/04—Processes or apparatus for excitation, e.g. pumping, e.g. by electron beams
- H01S5/042—Electrical excitation ; Circuits therefor
- H01S5/0425—Electrodes, e.g. characterised by the structure
- H01S5/04254—Electrodes, e.g. characterised by the structure characterised by the shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
- H01S5/00—Semiconductor lasers
- H01S5/30—Structure or shape of the active region; Materials used for the active region
- H01S5/34—Structure or shape of the active region; Materials used for the active region comprising quantum well or superlattice structures, e.g. single quantum well [SQW] lasers, multiple quantum well [MQW] lasers or graded index separate confinement heterostructure [GRINSCH] lasers
- H01S5/341—Structures having reduced dimensionality, e.g. quantum wires
- H01S5/3412—Structures having reduced dimensionality, e.g. quantum wires quantum box or quantum dash
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/962—Quantum dots and lines
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S977/00—Nanotechnology
- Y10S977/70—Nanostructure
- Y10S977/773—Nanoparticle, i.e. structure having three dimensions of 100 nm or less
- Y10S977/774—Exhibiting three-dimensional carrier confinement, e.g. quantum dots
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S977/00—Nanotechnology
- Y10S977/902—Specified use of nanostructure
- Y10S977/932—Specified use of nanostructure for electronic or optoelectronic application
Definitions
- the present invention relates to an optical semiconductor device and a method for manufacturing the same.
- quantum cryptography communication is performed by associating 1-bit information with the deflection state of one photon. If a third party on the communication path intercepts the information, the polarization state of the photon is destroyed. It was detected immediately.
- an optical semiconductor device such as a single photon generating element for generating a single photon serving as a bearer of information is required.
- a single photon generating element for generating a single photon serving as a bearer of information.
- several types of single photon generating elements have been reported.
- the following non-patent document 1 proposes a device having a structure as shown in FIG. .
- FIG. 1 is a cross-sectional view of a single photon generating element according to a conventional example.
- a p-type contact layer 2 made of p-type GaAs is formed on a GaAs substrate 1 via a buffer layer (not shown).
- a lower barrier layer 3 made of GaAs, a quantum dot 4 made of InAs, and an upper barrier layer 5 made of GaAs are formed in this order.
- an n-type contact layer 6 made of n-type GaAs is formed on the upper noria layer 5, and an n-side electrode layer 7 that makes ohmic contact therewith is formed on the n-type contact layer 6.
- Each layer 3-6 is patterned so as to have a cross-sectional shape, and an extraction electrode 9 is formed on the side surface of the mesa via an insulating layer 8. As a result, current is supplied to the n-side electrode layer 7.
- a p-side electrode layer 10 is formed for ohmic contact therewith.
- a single photon is generated in the quantum dot 4 by recombination of carriers by passing a current between the n-side electrode layer 7 and the p-side electrode layer 10.
- N-type Single photons 11 are extracted from the window 7a of the polar layer 7 out of the device.
- FIG. 2 is a plan view of the single photon generating element
- FIG. 1 corresponds to a cross-sectional view taken along the line I I of FIG.
- the planar shape of the n-type contact layer 6 is a square with a side D of about 10 m in length, and the n-type contact layer 6 and the n-side electrode layer 7 are in contact with each other.
- This region functions as a contact region CR where current is injected into the quantum dot 4 (see FIG. 1).
- n the contact region CR where current is injected into the quantum dot 4 (see FIG. 1).
- the contact region CR is substantially the same as the region where the n-type contact layer 6 is formed, and is a square of 10 m ⁇ 10 m.
- the contact region CR As small as possible.
- Patent Document 1 An example of a technique related to the present invention is also disclosed in Patent Document 1 and Patent Document 2 below.
- Non-Patent Document 1 Zhiliang Yuan et al., Science 295, 102 (2002)
- Patent Document 2 Japanese Patent Application Laid-Open No. 2004-253657
- Patent Document 3 Japanese Patent Laid-Open No. 4-61176
- An object of the present invention is to provide an optical semiconductor device that can be manufactured through an easy manufacturing process based on mass production and a method for manufacturing the same, while reducing power consumption during current injection.
- a semiconductor substrate a first contact layer formed on one surface of the semiconductor substrate, and an active layer formed on the first contact layer and including at least quantum dots
- a second contact layer formed on the active layer and having a conductivity type opposite to the first contact layer
- a second contact layer formed on the second contact layer and including a contact region of the second contact layer.
- An insulating layer having a first opening and the contact of the second contact layer
- a first electrode layer formed on the region and on the insulating layer and having a second opening included in the first opening; and a second electrode layer formed on the other surface of the semiconductor substrate.
- a first contact layer, an active layer including at least quantum dots, and a first conductive layer having a conductivity type opposite to that of the first contact layer are formed on one surface of the semiconductor substrate.
- 2 a step of sequentially forming contact layers; a step of forming a mask layer on the second contact layer; a step of forming an island-shaped resist on the mask layer; and the mask layer using the resist as a mask.
- a method for manufacturing an optical semiconductor device comprising: a step of leaving an electrode layer on the first contact layer; and a step of forming a second electrode layer on the other surface of the semiconductor substrate. Is done.
- the contact region of the second contact layer is exposed by retreating the side surface of the node mask formed using the resist as a mask. Exposed to. Further, since the insulating layer and the first electrode layer are left on the first contact layer by the lift-off of the resist, the first opening of the insulating layer and the second opening of the first electrode layer are also formed in a self-aligned manner with the resist. The As a result, in the present invention, the contact region, the insulating layer, and the first electrode layer are formed in a self-aligned manner without using photolithography patterning. An optical semiconductor device can be manufactured in the manufacturing process.
- the contact region where the first electrode layer and the second contact layer contact each other is a hard mask. Therefore, the width becomes narrower than the retraction amount of the hard mask. Therefore, the amount of current supplied from the first electrode layer to the quantum dots is limited by such a narrow contact region, and no excessive current is supplied to the quantum dots. This suppresses an increase in power consumption due to an unnecessary amount of current, and prevents the wavelength of the output light from shifting from the design value due to the heat generated by the quantum dots with a large current. I'll do it.
- such a narrow contact region reduces the parasitic capacitance between the first electrode layer and the substrate and suppresses signal delay associated with the parasitic capacitance.
- the second contact layer outside the first opening may be thinner than the second contact layer inside the first opening.
- the second contact layer thinned outside the first opening functions so as to confine the current in the first opening, so that the current efficiently flows into the contact region in the first opening.
- the light emission efficiency in the contact region can be increased.
- an optically transparent layer may be employed as the mask layer, and the hard mask may be used as an optical window after the step of lifting off the resist.
- the hard mask functions as a lens that collects single photons generated in quantum dots outside the second aperture, which is formed only by the quantum dots in the second aperture, and emits them as output light. Therefore, the intensity of the output light can be increased compared to the case where a hard mask (optical window) is not formed.
- the active layer is covered with a hard mask (optical window), the active layer is also protected by the damage during the process, and defects caused by process damage are difficult to enter the active layer.
- the hard mask also has an antireflection function that suppresses reflection of light between the first contact layer and the outside air, so that the single photon on the upper surface of the first contact layer The reflection is prevented and the return light to the quantum dot is reduced, so that most of the generated single photons can be taken out as output light.
- FIG. 1 is a cross-sectional view of a single photon generating element according to a conventional example.
- FIG. 2 is a plan view of a single photon generating element according to a conventional example.
- 3 (a) and 3 (b) are cross-sectional views (part 1) of the optical semiconductor device according to the embodiment of the present invention in the middle of manufacture.
- 4 (a) and 4 (b) are cross-sectional views (part 2) of the optical semiconductor device according to the embodiment of the present invention in the middle of manufacture.
- FIGS. 5 (a) and 5 (b) are cross-sectional views (part 3) of the optical semiconductor device according to the embodiment of the present invention in the middle of manufacture.
- FIGS. 6 (a) and 6 (b) are cross-sectional views (part 4) of the optical semiconductor device according to the embodiment of the present invention in the middle of manufacture.
- FIG. 7 is a cross-sectional view (No. 5) of the optical semiconductor device according to the embodiment of the present invention in the middle of manufacture.
- FIG. 8 is a plan view (part 1) of the optical semiconductor device according to the embodiment of the present invention in the middle of manufacture.
- FIG. 9 is a plan view (part 2) of the optical semiconductor device according to the embodiment of the present invention in the middle of manufacture.
- FIG. 10 is a plan view (part 3) of the optical semiconductor device according to the embodiment of the present invention in the middle of manufacture.
- FIG. 11 is a sectional view taken along line III-III in FIG.
- FIG. 12 is a cross-sectional view taken along the line IV-IV in FIG.
- FIG. 13 is a cross-sectional view taken along line V—V in FIG.
- FIGS. 3 to 7 are cross-sectional views of the optical semiconductor device according to the embodiment of the present invention, and FIGS. 8 to 10 are plan views thereof.
- a single photon generating element suitable for quantum cryptography is manufactured as an optical semiconductor device.
- n-type GaAs substrate semiconductor substrate 20 is placed in a reactor (not shown).
- TMA Trimethi Rualuminum
- TAG triethyl gallium
- AsH arsine
- SiH silane
- N-type AlGaAs layer doped with silicon as an n-type impurity is formed on one surface 20a of the GaAs substrate 20 by MOCVD (Metal Organic Chemical Vapor Deposition) method.
- MOCVD Metal Organic Chemical Vapor Deposition
- the n-type contact layer (first contact layer) 21 is used.
- InAs quantum dots 23 are formed on the InAs wetting layer.
- the thickness of the quantum dot 23 is typically about 2 ML.
- a mixed gas of triethyl gallium and arsine is supplied into the reactor, and a GaAs layer is formed on the quantum dots 23 as the upper noor layer 24.
- an active layer 25 in which the lower barrier layer 22, the quantum dots 23, and the upper barrier layer 24 are stacked in this order is formed on the n-type contact layer 21.
- the band gap of each barrier layer 22, 24 is larger than that of the quantum top 23, so that the carriers in the quantum dot 23 are prevented from leaking out by each barrier layer 22, 24. As a result, carriers are confined in the quantum dots 23.
- a mixed gas of trimethylaluminum, triethylgallium, arsine, and jetylzinc (DEZn) is supplied into the reactor of the above-described MOCVD apparatus, and p-type A doped with zinc as a p-type impurity An aAs layer is formed and used as the p-type contact layer (second contact layer) 26.
- an oxide silicon (SiO 2) layer is formed on the p-type contact layer 26 by a low pressure CVD method using monosilane and oxygen as reaction gases. About 450 nm in thickness and
- a photoresist is applied on the mask layer 27 to a thickness of about 2000 nm.
- development is performed to form an island-shaped resist 28.
- the planar shape of the resist 28 is not particularly limited, but in this embodiment, the diameter D is about 1200 nm.
- an EB exposure apparatus is not required to form a relatively large circular resist 28, and the resist 28 can be formed by an optical exposure apparatus having a better throughput than the EB exposure apparatus.
- the mask layer 27 is etched to an intermediate thickness, for example, about 300 nm, using the resist 28 as a mask. Subsequently, after cleaning the surface of the mask layer 27, RIE (Reactive) using CF gas as the etching gas is performed.
- RIE Reactive
- the mask layer 27 is dry-etched using the resist 28 as a mask.
- the mask layer 27 remaining with a thickness of about 150 nm is dry-etched, and the mask layer 27 that remains without being etched under the resist 28 is used as a hard mask 27a having a cross-sectional shape.
- the mask layer 27 is first wet-etched, and then the remaining film of the mask layer 27 is dry-etched, thereby preventing the resist 28 from being deformed by plasma in the dry-etching atmosphere and performing wet etching. Excessive receding of the side surface of the hard mask 27a due to etching is prevented.
- the planar shape force of the resist 28 is an important factor for determining the final shape of the hard mask 27a. Thus, the shape of the hard mask 27a is prevented from being shifted from the target force.
- the node mask 27a may be formed only by dry etching without using wet etching.
- a mixed solution of NH 4 OH, H 0, and H 0 is used as an etching solution.
- the p-type contact layer 26 is etched to a thickness on the way, for example, about 25 nm from the upper surface, using the hard mask 27a as a mask, and the p-type of the portion not covered with the hard mask 27a. Reduce the thickness of the contact layer 26. Note that the etching amount in this step can be easily controlled by time.
- isotropic wet etching using a buffered hydrofluoric acid solution is employed, and the hard mask 27a is selectively etched to remove all the side surfaces 27b.
- Uniform The contact region CR of the p-type contact layer 26 is exposed by receding by an appropriate distance d.
- the receding amount d of the side surface 27b can be precisely controlled by the etching time. In this embodiment, the etching time is about 2 minutes. As a result of this etching, the resist 28 protrudes from the upper surface of the hard mask 27a.
- an oxide silicon layer is formed using an EB vapor deposition apparatus so that the thickness of the p-type contact layer 26 on the flat surface is about 300 mm.
- the insulating layer 29 is formed.
- part of the vaporized silicon oxide wraps around below the resist 28, so that the insulating layer 29 is also formed extremely thin on the p-type contact layer 26 in the contact region CR.
- the contact region CR is covered with the insulating layer 29 in this way, the p-side electrode layer formed later cannot contact the p-type contact layer 26 in the contact region CR.
- the insulating layer 29 on the contact region CR is etched and removed by wet etching using a buffered hydrofluoric acid solution.
- the insulating layer 29 on the contact region CR is originally formed by vaporized silicon oxide flowing under the resist 28, so that the wet etching, which is extremely thin, is completed in a short time of about several seconds.
- the insulating layer 29 recedes from the contact region CR, and a circular first opening 29a having a size including the contact region CR is formed in the insulating layer 29.
- the first opening 29a is formed by removing the ultrathin silicon oxide layer that wraps around below the resist 28a, so that the first opening 29a is formed in a self-aligned manner with the resist 28, and is approximately the same size as the resist 28. It has a circular planar shape with a diameter D (about 1200 nm).
- the contact region CR has a force defined as a region between the first opening 29a of the insulating layer 29 and the hard mask 27a in the p-type contact layer 26.
- the hard mask 27a and the first opening 29a Since both are formed in a self-aligned manner with the resist 28, the contact region CR is also exposed in a self-aligned manner with the resist 28, and the shape of the contact region CR is almost uniform around the hard mask 27a.
- the GaAs substrate 20 is set face down in a jig in a planetary type EB (Electron Beam) vapor deposition apparatus (not shown).
- the vertical direction of the upper surface of the GaAs substrate 20 is inclined from the vertical direction.
- a titanium vapor deposition source is arranged below the GaAs substrate 20 to start titanium vapor deposition.
- vaporized titanium wraps around below the resist 28.
- the titanium layer 30 is also formed in the contact region CR of the p-type contact layer 26 not only on the insulating layer 29.
- the thickness of the titanium layer 30 is not particularly limited! However, in this embodiment, it is about 150 mm.
- a platinum deposition source is used instead of the above-described titanium deposition source, and the platinum layer 31 is formed on the titanium layer 30 by using the same planetary type EB deposition apparatus as described above. 3 Form to OOnm. For the same reason as the titanium layer 30, the platinum layer 31 also wraps around below the resist 28 and is formed in the contact region CR of the p-type contact layer 26.
- the planetary type vapor deposition apparatus force is set with the GaAs substrate 20 face-down on a jig in a parallel plate type vapor deposition apparatus for forming a gold layer. . Thereafter, deposition of gold is started, and a gold layer 32 is formed on the platinum layer 31 to a thickness of about 100 °.
- Each of the metal layers 30-32 formed as described above constitutes a metal laminated film (conductive layer) 33, and the titanium layer 30 which is the lowermost metal layer is connected to the p-type contact layer 26 in the contact region CR. -Mick contact. Further, the uppermost gold layer 32 of the metal laminated film 33 is bonded to a bonding wire made of gold at the time of packaging, and plays a role of improving the bonding strength by improving the wettability to the bonding wire.
- the platinum layer 31 below the gold layer 32 functions as a noor layer that prevents the gold atoms constituting the gold layer 32 from being diffused into the p-type contact layer 26 by riding on an electric current.
- contact is made with the platinum layer 31 force contact layer 26, but this is not necessarily required.
- the amount of recession of the insulating layer 29 in the process of FIG. 6A may be reduced to narrow the width of the contact region CR so that only the titanium layer 30 contacts the narrow contact region CR.
- a gold layer 32 is formed under the resist 28 like the titanium layer 30 and the platinum layer 31. There is no need to wrap around.
- the contact region CR of the p-type contact layer 26 is composed of the resist 28 and the cell. Since it is formed in a faline manner, it is exposed in a uniform area around the hard mask 27a. Therefore, the metal laminated film 33 described above contacts the p-type contact layer 26 in a uniform area in the entire region of the contact region CR.
- the tip portion of the titanium layer 31 extending inside the first opening 29a is in contact with the hard mask 27a and constitutes the second opening 33a of the metal laminated film 33, and is generated in the quantum dot 23. A single photon is taken out through the second opening 33a.
- the second opening 33a is a circle of the size included in the first opening 29a, and its diameter D is, for example, 500 nm or more 1
- the GaAs substrate 20 is immersed in a heated stripping solution, and the resist 28 is removed while applying ultrasonic waves, and the insulating layer 29 and the metal layers 30-32 on the resist 28 are lifted off. .
- the hard mask 27a made of optically transparent silicon oxide is used as an optical window for taking out a single photon described later.
- a resistance germanium alloy layer 35 having a thickness of about 10 nm and a gold layer having a thickness of about 300 nm are formed on the other surface 20 b of the GaAs substrate 20 using a resistance heating vapor deposition apparatus.
- Layer 36 is formed in this order, and these are defined as an n-side electrode layer (second electrode layer) 37.
- FIG. 8 is a plan view after this process is completed, and FIG. 7 corresponds to a cross-sectional view taken along line II-II in FIG.
- a plurality of second openings 33a are formed in the metal laminated film 33 in a matrix at intervals.
- a test opening 33b is formed in the metal laminated film 33 at a portion away from the second opening 33a by the same process as the second opening 33a.
- the test opening 33b has a larger diameter than the second opening 33a, and is used to test the optical output characteristics and the like of the finally completed optical semiconductor device.
- FIG. 11 is a cross-sectional view taken along line III-III in FIG. 8, and is a view obtained by making the length of the cross section longer than that in FIG.
- a photoresist is applied to the entire surface of the metal laminated film 33, which is exposed by an optical exposure device, for example, a strobe, and then developed to form the second opening 33a.
- the resist pattern 37 is covered.
- Ar a (Lugon)
- Ti titanium layer 30 with CF as the etching gas.
- the metal laminated film 33 is etched using the mask 37 as a mask, and the metal laminated film 33 remaining under the resist pattern 37 is used as a p-side electrode layer (first electrode layer) 33c.
- FIG. 9 is a plan view in this process, and FIG. 12 corresponds to a cross-sectional view taken along the line IV-IV in FIG. As shown, the resist pattern 37 covers all of the plurality of second openings 33a and test openings 33b.
- FIG. 13 is a sectional view taken along line V—V in FIG.
- the receding amount of the hard mask 27a shown in Fig. 5 (a) It is much narrower than Non-Patent Document 1, which is narrower than d and between lOnm and 500 nm, and its width is 10 ⁇ m. Therefore, the current I supplied from the p-side electrode layer 33c to the quantum dot 23 is limited by the narrow contact region CR in this way, and no excessive current is supplied to the quantum dot 23. Therefore, an increase in power consumption due to an unnecessary amount of current is suppressed, and it is possible to prevent the wavelength of the output light 42 from shifting from the design value due to the quantum dots 23 generating heat with a large current. it can.
- the width of the contact region CR is narrow in this way, the parasitic capacitance C (see FIG. 7) between the p-side electrode layer 33c and the GaAs substrate (semiconductor substrate) 20 becomes smaller than the conventional one. Therefore, even if the frequency of the signal voltage to each electrode layer 33c, 37 is increased, the signal delay due to the parasitic capacitance C is reduced, and a single photon generating element suitable for high frequency can be obtained.
- the first opening 29a (see FIG. 13) defining the narrow contact region CR is aligned with the hard mask 27a in a self-aligned manner without using photolithography. For this reason, since the width of the contact region CR is uniform around the hard mask 27a, the contact area between the p-side electrode layer 33c and the p-type contact layer 26 is also the hard mask 27a. It becomes uniform around. As a result, the current density of the current I supplied from the p-side electrode layer 33c to the active layer 25 can be made uniform around the hard mask 27a.
- the first opening 29a is self-aligned with the hard mask 27a in this way, the first opening 29a is formed by photolithography using EB (Electron Beam) lithography.
- EB Electro Beam
- the hard mask 27a is a force formed by etching using the resist 28 as a mask.
- the resist 28 is subjected to photo resist by an optical exposure apparatus such as a stepper. It can be obtained by exposing the photoresist, and it is not necessary to expose the photoresist with an EB exposure apparatus with low throughput. Therefore, the manufacturing cost is high due to the low throughput. Compared to using an EB exposure apparatus, the manufacturing cost of the single photon generating element can be reduced in this embodiment, and high-quality single photon generation is possible. The element can be provided at low cost.
- the hard mask (optical window) 27a has a single photon generated at the quantum dot 23 outside the second opening 33a formed by only the quantum dot 23 inside the second opening 33a. Since 41 also functions as a lens that condenses 41 and emits it as output light 42, the intensity of the output light 42 can be increased compared to the case where the hard mask (optical window) 27a is not formed.
- the hard mask (optical window) 27a has an antireflection function for suppressing light reflection between the p-type contact layer 26 and external air. Therefore, the reflection of the single photon 41 on the upper surface of the p-type contact layer 26 is prevented, and the return light to the quantum dot 23 is reduced, so that most of the generated single photon 41 is output as the output light 42 to the outside. Therefore, the intensity of the output light 42 can be increased.
- the active layer 25 including the quantum dots 23 is always covered with the hard mask 27a from the time when the hard mask 27a is formed (see FIG. 4A), the hard mask 27a is used for etching.
- the active layer 25 is protected at the same time and during the process damage during deposition. This makes it difficult for defects in the active layer 25 due to process damage to occur, and it is possible to prevent the intensity of the single photon 41 from being insufficient due to the defects.
- the thickness of the p-type contact layer 26 outside the first opening 29a is set to the first It is thinner than the p-type contact layer 26 inside the opening 29a. According to this, the p-type contact layer 26 thinned outside the first opening 29a functions so as to confine the current I in the first opening 29a, and thus the contact region CR in the first opening 29a. The current I is efficiently injected into the contact region CR, and the light emission efficiency in the contact region CR can be increased.
- the efficiency of a single photon extracted through the second opening 33a depends on the diameter D of the second opening 33a (see FIG. 6B) in addition to the magnitude of the current I.
- the diameter D of the second opening 33a see FIG. 6B
- the efficiency of a single photon extracted through the second opening 33a depends on the diameter D of the second opening 33a (see FIG. 6B) in addition to the magnitude of the current I.
- 1300nm wavelength band 1300nm wavelength band
- the diameter D, from which photons can be extracted efficiently, is about 500 nm to 10 ⁇ m.
- an optical semiconductor device having performance superior to the bit rate, transmission distance, and safety in the quantum cryptography can be provided.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Nanotechnology (AREA)
- Chemical & Material Sciences (AREA)
- Optics & Photonics (AREA)
- Crystallography & Structural Chemistry (AREA)
- Manufacturing & Machinery (AREA)
- Electromagnetism (AREA)
- General Physics & Mathematics (AREA)
- Biophysics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Life Sciences & Earth Sciences (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Mathematical Physics (AREA)
- Theoretical Computer Science (AREA)
- Semiconductor Lasers (AREA)
- Drying Of Semiconductors (AREA)
Abstract
Description
Claims
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2007506927A JP4708417B2 (ja) | 2005-03-04 | 2005-03-04 | 光半導体装置とその製造方法 |
PCT/JP2005/003798 WO2006095393A1 (ja) | 2005-03-04 | 2005-03-04 | 光半導体装置とその製造方法 |
US11/896,154 US7679076B2 (en) | 2005-03-04 | 2007-08-30 | Optical semiconductor device and method of manufacturing the same |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/JP2005/003798 WO2006095393A1 (ja) | 2005-03-04 | 2005-03-04 | 光半導体装置とその製造方法 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/896,154 Continuation US7679076B2 (en) | 2005-03-04 | 2007-08-30 | Optical semiconductor device and method of manufacturing the same |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2006095393A1 true WO2006095393A1 (ja) | 2006-09-14 |
Family
ID=36953005
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2005/003798 WO2006095393A1 (ja) | 2005-03-04 | 2005-03-04 | 光半導体装置とその製造方法 |
Country Status (3)
Country | Link |
---|---|
US (1) | US7679076B2 (ja) |
JP (1) | JP4708417B2 (ja) |
WO (1) | WO2006095393A1 (ja) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008251667A (ja) * | 2007-03-29 | 2008-10-16 | Fujitsu Ltd | 発光・受光素子の冷却装置 |
US7679076B2 (en) | 2005-03-04 | 2010-03-16 | Fujitsu Limited | Optical semiconductor device and method of manufacturing the same |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8659664B2 (en) * | 2007-03-23 | 2014-02-25 | Flir Systems, Inc. | Thermography camera configured for leak detection |
GB2480265B (en) * | 2010-05-10 | 2013-10-02 | Toshiba Res Europ Ltd | A semiconductor device and a method of fabricating a semiconductor device |
US20170278879A1 (en) * | 2014-09-03 | 2017-09-28 | Sharp Kabushiki Kaisha | Method for manufacturing metal lamination film, method for manufacturing semiconductor device, and method for manufacturing liquid crystal display device |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01161878A (ja) * | 1987-12-18 | 1989-06-26 | Hitachi Ltd | 発光装置の製造方法 |
JPH03177089A (ja) * | 1989-12-05 | 1991-08-01 | Res Dev Corp Of Japan | 面発光型半導体レーザの製造方法 |
JPH07183615A (ja) * | 1993-11-15 | 1995-07-21 | Motorola Inc | 高熱伝導性を有する半導体デバイス |
JPH08162713A (ja) * | 1993-06-14 | 1996-06-21 | Motorola Inc | 自己整合コンタクトおよび側壁リフレクタを有する上面発光リッジ型vcselを作製する方法 |
JP2003101149A (ja) * | 2001-09-19 | 2003-04-04 | Toshiba Corp | 半導体素子及びその製造方法 |
JP2004087615A (ja) * | 2002-08-23 | 2004-03-18 | Fujitsu Ltd | 半導体レーザの製造方法 |
JP2004119581A (ja) * | 2002-09-25 | 2004-04-15 | Seiko Epson Corp | 面発光型発光素子およびその製造方法、光モジュール、光伝達装置 |
JP2004253657A (ja) * | 2003-02-20 | 2004-09-09 | Fujitsu Ltd | 単一光子発生装置および単一光子発生方法 |
JP2004319643A (ja) * | 2003-04-14 | 2004-11-11 | Furukawa Electric Co Ltd:The | 面発光レーザ素子 |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5931077A (ja) * | 1982-08-13 | 1984-02-18 | Mitsubishi Electric Corp | 半導体発光装置 |
JPH0461176A (ja) | 1990-06-25 | 1992-02-27 | Nippon Telegr & Teleph Corp <Ntt> | 単一光子発生素子 |
US20020160520A1 (en) * | 2001-03-16 | 2002-10-31 | Phoenix Bioscience | Silicon nano-collection analytic device |
GB2386470B (en) * | 2002-03-11 | 2004-06-16 | Toshiba Res Europ Ltd | A photon source and method of operating a photon source |
JP4067928B2 (ja) * | 2002-09-27 | 2008-03-26 | 株式会社東芝 | 窒化ガリウム系化合物半導体素子の製造方法及び窒化ガリウム系化合物半導体層の加工方法 |
DE10312214B4 (de) * | 2003-03-19 | 2008-11-20 | Osram Opto Semiconductors Gmbh | Verfahren zum Herstellen von mindestens einer Mesa- oder Stegstruktur oder von mindestens einem elektrisch gepumpten Bereich in einer Schicht oder Schichtenfolge |
WO2006095393A1 (ja) | 2005-03-04 | 2006-09-14 | Fujitsu Limited | 光半導体装置とその製造方法 |
US7790484B2 (en) * | 2005-06-08 | 2010-09-07 | Sharp Kabushiki Kaisha | Method for manufacturing laser devices |
-
2005
- 2005-03-04 WO PCT/JP2005/003798 patent/WO2006095393A1/ja not_active Application Discontinuation
- 2005-03-04 JP JP2007506927A patent/JP4708417B2/ja active Active
-
2007
- 2007-08-30 US US11/896,154 patent/US7679076B2/en not_active Expired - Fee Related
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01161878A (ja) * | 1987-12-18 | 1989-06-26 | Hitachi Ltd | 発光装置の製造方法 |
JPH03177089A (ja) * | 1989-12-05 | 1991-08-01 | Res Dev Corp Of Japan | 面発光型半導体レーザの製造方法 |
JPH08162713A (ja) * | 1993-06-14 | 1996-06-21 | Motorola Inc | 自己整合コンタクトおよび側壁リフレクタを有する上面発光リッジ型vcselを作製する方法 |
JPH07183615A (ja) * | 1993-11-15 | 1995-07-21 | Motorola Inc | 高熱伝導性を有する半導体デバイス |
JP2003101149A (ja) * | 2001-09-19 | 2003-04-04 | Toshiba Corp | 半導体素子及びその製造方法 |
JP2004087615A (ja) * | 2002-08-23 | 2004-03-18 | Fujitsu Ltd | 半導体レーザの製造方法 |
JP2004119581A (ja) * | 2002-09-25 | 2004-04-15 | Seiko Epson Corp | 面発光型発光素子およびその製造方法、光モジュール、光伝達装置 |
JP2004253657A (ja) * | 2003-02-20 | 2004-09-09 | Fujitsu Ltd | 単一光子発生装置および単一光子発生方法 |
JP2004319643A (ja) * | 2003-04-14 | 2004-11-11 | Furukawa Electric Co Ltd:The | 面発光レーザ素子 |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7679076B2 (en) | 2005-03-04 | 2010-03-16 | Fujitsu Limited | Optical semiconductor device and method of manufacturing the same |
JP2008251667A (ja) * | 2007-03-29 | 2008-10-16 | Fujitsu Ltd | 発光・受光素子の冷却装置 |
Also Published As
Publication number | Publication date |
---|---|
JPWO2006095393A1 (ja) | 2008-08-14 |
US7679076B2 (en) | 2010-03-16 |
US20070295977A1 (en) | 2007-12-27 |
JP4708417B2 (ja) | 2011-06-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7161188B2 (en) | Semiconductor light emitting element, semiconductor light emitting device, and method for fabricating semiconductor light emitting element | |
EP3220493B1 (en) | Surface-emitting laser array and laser device | |
CN112542533B (zh) | 一种高电光转换率倒装结构深紫外micro-LED及其制备方法 | |
JP4708417B2 (ja) | 光半導体装置とその製造方法 | |
TW202143510A (zh) | 紫外led及其製作方法 | |
JPH09260710A (ja) | 半導体装置 | |
US7320898B2 (en) | Semiconductor laser device and method for fabricating the same | |
JP3606063B2 (ja) | 面発光型半導体レーザの製造方法 | |
JP2006332623A (ja) | 半導体レーザ装置 | |
JP5872790B2 (ja) | 半導体レーザ装置 | |
KR100854282B1 (ko) | 레이저 다이오드 바 및 그 제조 방법 | |
US6859476B2 (en) | Surface-emitting semiconductor laser and method of manufacturing the same | |
KR20020048546A (ko) | GaN계열 Ⅲ-Ⅴ족 질화물 반도체 발광 소자 및 그 제조방법 | |
JP2006032925A (ja) | 半導体レーザ装置及びその製造方法、光ピックアップ装置 | |
JP4108439B2 (ja) | 発光素子の製造方法及び発光素子 | |
US20070026550A1 (en) | Method of manufacturing semiconductor light emitting apparatus and semiconductor light emitting apparatus | |
KR20120063964A (ko) | 반도체 성장용 기판, 반도체 성장용 기판의 제조방법, 반도체 성장용 기판을 이용한 발광소자 및 발광소자의 제조방법 | |
CN110048305B (zh) | 石墨烯-介质dbr单模垂直腔面发射激光器及其制备方法 | |
CN214588890U (zh) | 一种半导体外延结构及其应用 | |
TWI819895B (zh) | 半導體雷射及半導體雷射製造方法 | |
KR102283105B1 (ko) | 고방열 나노구조 광소자 및 그 제조 방법 | |
KR101660733B1 (ko) | 질화물 반도체 소자 및 그 제조방법 | |
JP5722082B2 (ja) | 窒化物半導体レーザ装置の製造方法 | |
US20230030098A1 (en) | Diode comprising at least two passivation layers, in particular formed of dielectrics, which are locally stacked to optimise passivation | |
JP2023072333A (ja) | 半導体発光素子および半導体発光素子の製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2007506927 Country of ref document: JP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 11896154 Country of ref document: US |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
NENP | Non-entry into the national phase |
Ref country code: RU |
|
WWW | Wipo information: withdrawn in national office |
Country of ref document: RU |
|
WWP | Wipo information: published in national office |
Ref document number: 11896154 Country of ref document: US |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 05720070 Country of ref document: EP Kind code of ref document: A1 |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: 5720070 Country of ref document: EP |