WO2005091265A1 - 有機elパネルの駆動回路、有機el表示装置および有機elパネル駆動回路の検査装置 - Google Patents
有機elパネルの駆動回路、有機el表示装置および有機elパネル駆動回路の検査装置 Download PDFInfo
- Publication number
- WO2005091265A1 WO2005091265A1 PCT/JP2005/005123 JP2005005123W WO2005091265A1 WO 2005091265 A1 WO2005091265 A1 WO 2005091265A1 JP 2005005123 W JP2005005123 W JP 2005005123W WO 2005091265 A1 WO2005091265 A1 WO 2005091265A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- organic
- panel
- circuit
- output
- driving circuit
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/006—Electronic inspection or testing of displays and display drivers, e.g. of LED or LCD displays
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
- G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
- G09G3/3216—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using a passive matrix
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
- G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
- G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
- G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
- G09G3/3275—Details of drivers for data electrodes
- G09G3/3283—Details of drivers for data electrodes in which the data driver supplies a variable data current for setting the current through, or the voltage across, the light-emitting elements
Definitions
- OLED panel drive circuit OLED display device, and OLED panel drive circuit inspection device
- the present invention relates to a drive circuit for an organic EL panel, an organic EL display device, and an inspection device for an organic EL panel drive circuit. More specifically, the present invention relates to a method for determining whether a current value output to each output terminal of a current drive circuit is appropriate. The present invention relates to an organic EL panel drive circuit that can reduce the test time when performing such a test.
- the current drive circuit of such an organic EL display panel is provided with a current drive circuit having an output stage current source such as a current mirror circuit corresponding to the terminal pin, whether it is an active matrix type or a passive matrix type. .
- the organic EL device (hereinafter referred to as ⁇ EL device) is directly driven by a current source.
- ⁇ EL device the organic EL device
- the active matrix type pixel circuits composed of capacitors, current drive transistors, and OEL elements are provided in a matrix corresponding to display cells (pixels).
- the OEL element is driven by a drive transistor according to the voltage value stored in the capacitor, by supplying a current corresponding to the drive current from the output stage current source to the capacitor of each pixel circuit, and charging the capacitor.
- Patent Document 1 JP 2003-234655 A
- the output current of each output terminal connected to each column pin of the current drive circuit is output to each output terminal.
- a test is performed to determine whether the output current value output is appropriate.
- the driving circuit of the organic EL panel drives the output stage current source using D / A of about 4 bits to 16 bits, and thereby drives the ⁇ EL element, the D / A current conversion accuracy is poor.
- the drive current corresponding to the column pin is likely to vary. This variation appears as a variation in brightness of each display device product and uneven brightness of the display device.
- the test is performed at each gradation according to the multiple gradations of the display data, so the length of the inspection time per gradation has a large effect on the entire inspection time. give.
- An object of the present invention is to solve such a problem of the prior art, and it is determined whether or not the current value output from each output terminal of a drive circuit (driver IC) of an organic EL panel to each column pin is appropriate. It is an object of the present invention to provide an organic EL panel drive circuit and an organic EL display device that can reduce the test time when performing the test.
- the configuration of the organic EL panel drive circuit and the organic EL display device according to the present invention comprises a plurality of column lines or a plurality of data lines of the organic EL panel via respective output terminals.
- an organic EL panel drive circuit that has multiple current sources that output drive currents to
- a plurality of switch circuits each having one end connected to each output terminal and the other end commonly connected;
- a plurality of resistors each having one end connected to a predetermined potential line
- a switch running circuit for sequentially selecting one of a plurality of switch circuits at a predetermined timing and turning it on
- a switch circuit, a selector, and a switch running circuit are built into the IC, and the output current is converted into a voltage value by one of a plurality of resistors selected by the selector to detect the output current of each output terminal, and the switch is The converted voltage values sequentially generated according to the running of the running circuit are output from the IC.
- the detection device of the organic EL panel drive circuit of the present invention receives the above-mentioned converted voltage value or a signal corresponding to the converted voltage value and outputs a signal corresponding to each output terminal of the drive circuit (driver IC) of the organic EL panel. It is to detect whether or not the value of the drive current is appropriate.
- a plurality of switch circuits are sequentially scanned by the switch scanning circuit, so that each output terminal of the driving circuit (driver IC) of the organic EL panel is connected to each column pin or each data line.
- the output current to be output is sequentially selected, and the resistor selected by the selector Converts the output current to a voltage value, and outputs a converted voltage value generated sequentially according to the scanning of the switch scanning circuit from the IC to the outside.
- the present invention eliminates the need to bring the probe of the measuring device into contact with each output terminal of the driver IC, and compares the output voltage value with a comparator or the like outside the IC, thereby providing the output current of each output terminal. Can be sequentially determined at the running timing. In particular, if one of the resistors can be switched to the other by a selector,
- the present invention it is easy to determine whether or not the output current value of each output terminal is within the specification range, and the measurement time of the output current of each output terminal can be reduced.
- the present invention can directly output a determination result relating to whether or not the output current value of each output terminal is appropriate as a logical value.
- the reset switch of the OEL element in the passive matrix type organic EL panel provided for each output terminal, it is possible to use the capacitor of the active matrix type pixel circuit that stores the drive current as a voltage value. If a similar reset switch is used, the present invention eliminates the need to provide a special switch circuit having one end connected to each output terminal.Therefore, a test circuit for the output current value should be provided as a simple circuit. Can be. As a result, an increase in the circuit scale of the IC can be suppressed.
- the present invention performs a test at a predetermined timing for each output terminal of an organic EL panel drive circuit (driver IC) to determine whether or not the current value output to each column pin (each output terminal) is appropriate. Test time can be reduced.
- FIG. 1 is a block diagram of one embodiment to which a drive circuit for an organic EL panel of the present invention is applied.
- reference numeral 10 denotes a column IC driver (hereinafter referred to as a column driver) as an organic EL drive circuit in an organic EL panel.
- the column driver 10 has a D / A 4 and an output stage current source 5 provided corresponding to the output terminals XI, X2,.
- the output stage current source 5 is composed of a current mirror circuit of transistors Ql and Q2, and is driven by the D / A4.
- the drive current is output to the OEL element 19 connected to each output terminal X (the output terminals XI, X2, to Xn are described below as output terminals X).
- the D / A 4 receives the display data DAT and the reference drive current Ir corresponding to the column pins, DZA converts the display data DAT according to the reference drive current, generates a drive current corresponding to the column pins, and drives the output stage current source 5 .
- the display data DAT is obtained by distributing the data set in the register 6 by the MPU 11 to each DZA 4.
- Each output terminal X is provided with a reset switch SW.
- the reset switch SW is composed of a P-channel MOS transistor Tp, the source of each transistor ⁇ is connected to the output terminal X, and the drain of each transistor Tp is connected to a connection line 13 in common. Connected to input of selector 2 and input of comparator 9 via line 13. The output of the comparator 9 is connected via a connection line 14 to an output terminal 14a.
- Reference numeral 1 denotes a test circuit, which includes a selector 2, a shift register 3, a frequency divider 7, a NAND gate 8, and a comparator 9.
- the selector 2 selects one of the terminals of the resistor Ra, the resistor Rb and the Zener diode DZR, and the other terminal of the resistor Ra, the resistor Rb and the Zener diode DZR is connected to the ground GND. ing.
- the resistance values of the resistors Ra and Rb are Ra and Rb, then Ra> Rb, and the resistance values of Ra and Rb are obtained when the current value output to each of the output terminals X flows through one of these resistors.
- the upper limit voltage and the lower limit voltage of the range where the current value is appropriate are selected so that these resistors generate, respectively.
- the resistance Ra generates the voltage of the upper limit value
- the resistance Rb generates the voltage of the lower limit value.
- the shift register 3 receives the frequency-divided clock signal CK (hereinafter, clock CK) from the frequency divider circuit 7 and shifts the input 1-bit data ("1") to respond to the frequency-divided clock CK.
- clock CK the frequency-divided clock signal
- a switch running circuit that sequentially selects the reset switch SW and turns on the selected switch, thereby sequentially selecting one of the output terminals X.
- the frequency divider 7 divides the clock CLK signal (hereinafter, clock CLK) output from the control circuit 12 to generate a frequency-divided clock CK, and connects the shift register Supply clock CK divided by 3. Further, it outputs a clock CK that has been frequency-divided to the outside via the connection line 16 and the output terminal 16a.
- This clock CK is lower than the normal operation clock CLK, and the control circuit 12 generates this clock CK for the number of times that each output terminal X (reset switch SW) runs.
- the NAND gate 8 is provided corresponding to each stage of the shift register 3, and
- each stage of No. 3 is output via the NAND gate 8 to the gate of the corresponding transistor among the transistors Tp. Further, a reset control pulse RS is applied from the control circuit 12 to the other input of each NAND gate 8 corresponding to each stage via the input terminal 17a and the connection line 17.
- the reset control pulse RS has a display period corresponding to one horizontal scanning period and a reset period (vertical scanning switching period) corresponding to a blanking period. This signal is the same as the timing control signal that separates the horizontal scanning period from the blanking period in the column driving.
- the comparator 9 has a variable voltage generating circuit 9a, receives a reference voltage Vref3 ⁇ 4r (1) input generated by the variable voltage generating circuit 9a, and has a (+) input connected to a common connection line 13.
- the variable voltage generation circuit 9a is a programmable voltage generation circuit that receives the data from the MPU 11 and generates a comparison reference voltage Vref3 ⁇ 4r. It is set to a voltage between the lower limit voltages. It is usually a voltage of (upper limit voltage + lower limit voltage) / 2. Therefore, the comparator 9 generates “H” when the input voltage is equal to or higher than the comparison voltage Vre, and generates “L” when the input voltage is low. Note that the variable voltage generation circuit 9a receives the setting data from the MPU 11 and generates the comparison voltage Vref3 ⁇ 4r.
- each NAND gate 8 receives a reset control pulse RS at one input from the control circuit 12 via the input terminal 17a and the connection line 17. The other input receives the output of each stage of the shift register 3, and sends each output to the transistor Tp. Therefore When the reset control pulse RS is at the HIGIH level ("H", “H” significant) and the output power S of each stage of the shift register 3 is "H”, "L” is generated at each NAND gate 8 and this The output is output to the gate of each transistor Tp, and each transistor Tp is turned on. Otherwise, each transistor Tp is OFF.
- the shift register 3 receives the clock CK from the frequency divider 7 and sets the all-bit “1” from the MPU 11 and sets “1” in each stage. Therefore, the output power S of each stage of the shift register 3 becomes “H”, and during the reset period of the reset control pulse RS power H ′, the “L” signal from each NAND gate 8 is applied to the gate of each transistor Tp. As a result, the voltage of the Zener diode DZR is simultaneously applied to each output terminal X via each transistor Tp, connection line 13 and selector 2 that are turned on during the reset period, and the OEL element 19 is reset (precharged) to a constant voltage. You. At this time, the cathode side of the OEL element 19 is connected to the ground GND at a predetermined timing by the low-side scan.
- the selector 2 receives the selection signal SEL from the MPU 11 via the input terminal 18 a and the connection line 18 when the MPU 11 is set in the test mode.
- One of the resistors Ra and Rb is selected according to the selection signal SEL.
- the selection signal SEL is, for example, a 2-bit signal “10” or “01”, and the selector 2 selects the resistors Ra and Rb in this order in accordance with these signals.
- this signal is "00".
- the selector 2 selects the Zener diode DZR as described above.
- the MPU 11 is set to the test mode when a test is performed to determine whether or not the output current value output to each output terminal X is appropriate by the pass / fail determination device 20, and the MPU 11 is externally connected to the interrupt terminal.
- the test mode is entered upon receiving a predetermined interrupt signal.
- the MPU 11 sets "1" to the first stage of the shift register 3. Further, it generates a selection signal SEL for selecting either the resistor Ra or the resistor Rb to the selector 2 in response to an external interrupt signal.
- This selection signal SEL is also applied to the frequency divider 7 to enable the frequency divider 7.
- the frequency divider 7 receives a signal “1” obtained by ORing the two bits of the selection signal SEL as an enable signal.
- the column driver 10 is activated, predetermined display data is set to the D / A4, and each output stage current is set.
- the drive current is output from the source 5 to each output terminal X.
- one of the resistor Ra and the resistor Rb is selected according to the value of the selection signal SEL, and the voltage obtained by converting the output current value according to the resistance value of the selected resistor is output from the comparator 9 ( +) Added to the input.
- the comparator 9 sends a comparison result of the voltage value corresponding to the output current of each output terminal X sequentially selected according to the clock CK from the output terminal 14a to the pass / fail determination device 20. At this time, the clock CK is also transmitted from the output terminal 16a to the pass / fail determination device 20.
- the pass / fail determination device 20 includes an LED lighting circuit 21, a red LED 22, and a green LED 23.
- the LED lighting circuit 21 is composed of a shift register, a NAND gate that receives the output of each digit, an gate, etc., receives the selection signal SEL from the MPU 11, further receives the divided clock CK from the output terminal 16a, Synchronously, the output of the comparator 9 is received by the shift register and shifted according to the divided clock CK, and the "H" and "L” judgment results of the comparator 21 are stored according to the divided clock CK. I will do it. Further, the stored judgment result is read out, and the red LED 22 is turned on through the OR gate, and the green LED 23 is turned on through the NAND gate.
- the pass / fail determination device 20 determines whether at least one “H” is received while receiving the clock CK. If there is, the OR gate becomes “H”, thereby turning on the red LED 22. When the pass / fail judgment device 20 receives the clock CK, the NAND gate becomes “H” when all are “L”, thereby turning on the green LED 23. When the value of the selection signal SEL is "01" and the lower limit resistor Rb is selected, the respective gate outputs are output via the inverter, and the pass / fail judgment device 20 performs the reverse operation. Make lighting operation. That is, when all are "H", the green LED 23 is turned on via the NAND gate and the inverter, and when there is only "L” power, the red LED 22 is turned on via the OR gate and the inverter.
- the MPU 11 when the MPU 11 is in the test mode, the MPU 11 generates the value “10” of the selection signal SEL in response to an interrupt signal from the operator, causes the selector 2 to select the resistor Ra, and By operating the shift register 3, the control circuit 12 is driven, and the reset switch SW (each output terminal X) is driven according to the clock CLK. If the red LED 22 does not light up and the green LED 23 lights up at this time, the MPU 11 generates the selection signal SEL value “01” in response to the next interrupt signal from the operator, and makes the selector 2 register. Select the anti-Rb and operate the frequency divider 7 and shift register 3 to scan the reset switch SW (each output terminal X).
- the display data set to D / A4 for example, display data corresponding to the maximum luminance, display data corresponding to the intermediate luminance, and the like can be selected.
- the resistance values of the resistors Ra and Rb may be selected accordingly.
- the comparator 9 is composed of an operational amplifier or the like and has a low input impedance. When the impedance of the comparator 9 is high, a dummy current is allowed to flow, and the input capacitance of the comparator 9 is charged with the output current. This can be achieved, for example, by performing the detection twice in a row with the first detection as a dummy detection.
- the comparator 9 may be provided on the side of the pass / fail determination device 20 that is not inside the IC. In this case, the comparator 9 inside the IC can be replaced with an A / D conversion circuit. With this A / D conversion circuit, the converted voltage value corresponding to the output current of each output terminal X can be output to the outside of the IC as a digital value. In this case, a digital comparator or the like is provided on the pass / fail determination device 20 side.
- the pass / fail judgment device 20 will change the digital comparator judgment value accordingly. Good. This makes it possible to set the resistance values of the resistors Ra and Rb to fixed values.
- the pass / fail judgment device 20 is configured by a memory and an MPU in place of the LED lighting circuit 21, the red LED 22, and the green LED 23, and temporarily stores the output value of the comparator 9 or the output of the digital value of the AZD conversion circuit.
- the data may be stored in the storage device, and the pass / fail judgment of the device (driver IC) may be performed by comparing and judging by data processing. In this case, since high-speed processing is possible, it is not necessary to divide the clock CLK by the frequency dividing circuit 7.
- the reset switch is used as each switch for switching the output current.
- a switch circuit may be separately provided at each output terminal for testing the output current value.
- a reset switch SW for resetting the terminal voltage of the passive matrix type OEL element 19 is used to scan this, and the output current output to each output terminal X is sequentially selected.
- a capacitor for storing the current value of each pixel circuit of the active matrix type may be selected.
- the reset switch is a reset switch SW for resetting the terminal voltage of the capacitor of the pixel circuit.
- the reset voltage of the capacitor of the pixel circuit in the active matrix organic EL display panel may be the power supply voltage + Vcc.
- the reset voltage of a passive matrix organic EL display panel may be a ground potential.
- each output terminal X for outputting a current to each of the R, G, and B column lines or data lines. It is possible to adopt a configuration in which the shift register 3 sequentially selects the data via the switch circuit.
- the reset control pulse RS is generated for each of R, G, and B, three shift registers are required for R, G, and B. These three shift registers are connected to one. One shift register, which can be controlled.
- FIG. 1 is a block diagram of one embodiment to which a drive circuit for an organic EL panel of the present invention is applied.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Control Of El Displays (AREA)
- Tests Of Electronic Circuits (AREA)
- Electroluminescent Light Sources (AREA)
Description
Claims
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/593,781 US7446737B2 (en) | 2004-03-24 | 2005-03-22 | Organic EL panel driving circuit, organic EL display device and organic EL panel driving circuit inspecting device |
JP2006511272A JP4972402B2 (ja) | 2004-03-24 | 2005-03-22 | 有機elパネルの駆動回路、有機el表示装置および有機elパネル駆動回路の検査装置 |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004087013 | 2004-03-24 | ||
JP2004-087013 | 2004-03-24 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2005091265A1 true WO2005091265A1 (ja) | 2005-09-29 |
Family
ID=34993933
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2005/005123 WO2005091265A1 (ja) | 2004-03-24 | 2005-03-22 | 有機elパネルの駆動回路、有機el表示装置および有機elパネル駆動回路の検査装置 |
Country Status (6)
Country | Link |
---|---|
US (1) | US7446737B2 (ja) |
JP (1) | JP4972402B2 (ja) |
KR (1) | KR100803843B1 (ja) |
CN (1) | CN1934610A (ja) |
TW (1) | TW200540773A (ja) |
WO (1) | WO2005091265A1 (ja) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI221268B (en) * | 2001-09-07 | 2004-09-21 | Semiconductor Energy Lab | Light emitting device and method of driving the same |
JP4941906B2 (ja) * | 2004-05-12 | 2012-05-30 | ローム株式会社 | 有機el駆動回路およびこれを用いる有機el表示装置 |
JP4600147B2 (ja) * | 2005-05-20 | 2010-12-15 | エプソンイメージングデバイス株式会社 | 検査回路、電気光学装置および電子機器 |
KR100833755B1 (ko) * | 2007-01-15 | 2008-05-29 | 삼성에스디아이 주식회사 | 원장검사 장치 및 방법 |
US9288861B2 (en) * | 2011-12-08 | 2016-03-15 | Advanced Analogic Technologies Incorporated | Serial lighting interface with embedded feedback |
CN112349338A (zh) * | 2020-11-24 | 2021-02-09 | 普冉半导体(上海)股份有限公司 | 存储器存储单元特性分析电路 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000275610A (ja) * | 1999-03-26 | 2000-10-06 | Casio Comput Co Ltd | 液晶表示装置及びその検査方法 |
JP2004177514A (ja) * | 2002-11-25 | 2004-06-24 | Oki Electric Ind Co Ltd | 表示駆動回路 |
JP2004295081A (ja) * | 2003-03-07 | 2004-10-21 | Canon Inc | 駆動回路及びそれを用いた表示装置、及び駆動回路の評価方法 |
JP2005062836A (ja) * | 2003-07-28 | 2005-03-10 | Rohm Co Ltd | 有機el駆動回路およびこの駆動回路の駆動電流の適否検査方法 |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH05165433A (ja) * | 1991-12-16 | 1993-07-02 | Fujitsu Ltd | 液晶表示装置の駆動回路 |
US5444390A (en) * | 1994-02-02 | 1995-08-22 | Texas Digital Systems, Inc. | Means and method for sequentially testing electrical components |
JPH11338561A (ja) * | 1998-05-28 | 1999-12-10 | Tdk Corp | 定電流駆動装置 |
US6762735B2 (en) * | 2000-05-12 | 2004-07-13 | Semiconductor Energy Laboratory Co., Ltd. | Electro luminescence display device and method of testing the same |
JP3437152B2 (ja) * | 2000-07-28 | 2003-08-18 | ウインテスト株式会社 | 有機elディスプレイの評価装置および評価方法 |
JP3649658B2 (ja) * | 2000-09-14 | 2005-05-18 | シャープ株式会社 | Led表示装置及びその検査方法 |
JP2003150107A (ja) * | 2001-11-09 | 2003-05-23 | Sharp Corp | 表示装置およびその駆動方法 |
JP3868836B2 (ja) | 2002-03-27 | 2007-01-17 | ローム株式会社 | 有機el駆動回路および有機el表示装置 |
TWI277027B (en) * | 2003-07-28 | 2007-03-21 | Rohm Co Ltd | Organic EL panel drive circuit and propriety test method for drive current of the same organic EL element drive circuit |
-
2005
- 2005-03-22 CN CNA2005800091508A patent/CN1934610A/zh active Pending
- 2005-03-22 JP JP2006511272A patent/JP4972402B2/ja not_active Expired - Fee Related
- 2005-03-22 KR KR1020067020593A patent/KR100803843B1/ko not_active IP Right Cessation
- 2005-03-22 WO PCT/JP2005/005123 patent/WO2005091265A1/ja active Application Filing
- 2005-03-22 US US10/593,781 patent/US7446737B2/en active Active
- 2005-03-22 TW TW094108728A patent/TW200540773A/zh unknown
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000275610A (ja) * | 1999-03-26 | 2000-10-06 | Casio Comput Co Ltd | 液晶表示装置及びその検査方法 |
JP2004177514A (ja) * | 2002-11-25 | 2004-06-24 | Oki Electric Ind Co Ltd | 表示駆動回路 |
JP2004295081A (ja) * | 2003-03-07 | 2004-10-21 | Canon Inc | 駆動回路及びそれを用いた表示装置、及び駆動回路の評価方法 |
JP2005062836A (ja) * | 2003-07-28 | 2005-03-10 | Rohm Co Ltd | 有機el駆動回路およびこの駆動回路の駆動電流の適否検査方法 |
Also Published As
Publication number | Publication date |
---|---|
JPWO2005091265A1 (ja) | 2008-02-07 |
KR100803843B1 (ko) | 2008-02-14 |
KR20060135862A (ko) | 2006-12-29 |
JP4972402B2 (ja) | 2012-07-11 |
CN1934610A (zh) | 2007-03-21 |
TW200540773A (en) | 2005-12-16 |
US7446737B2 (en) | 2008-11-04 |
US20070152935A1 (en) | 2007-07-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7859268B2 (en) | Method of testing driving circuit and driving circuit for display device | |
US6815975B2 (en) | Inspection method and inspection device for active matrix substrate, inspection program used therefor, and information storage medium | |
US6972755B2 (en) | Driver circuit for a display device | |
US11508274B2 (en) | Display panel driving device | |
US8026889B2 (en) | Drive circuit of display device and method of testing the same | |
KR100485739B1 (ko) | 반도체 집적회로의 검사방법 및 그 검사장치 | |
JP4972402B2 (ja) | 有機elパネルの駆動回路、有機el表示装置および有機elパネル駆動回路の検査装置 | |
KR20180014308A (ko) | 유기발광표시패널, 유기발광표시장치, 구동 회로, 컨트롤러 및 구동방법 | |
US20100321367A1 (en) | Display driver and threshold voltage measurement method | |
KR20020014985A (ko) | 어레이 기판의 검사 방법 | |
KR100682001B1 (ko) | 반도체 장치 및 그 시험 방법 | |
JP3951560B2 (ja) | 信号供給装置及びその検査方法、並びにそれを用いた半導体装置及びデータ線駆動ic | |
US20100091009A1 (en) | Display driving circuit and test method | |
US20080238905A1 (en) | Driver circuit of display unit separating amplifier and output terminal in response to test signal and method of controlling the same | |
KR100824158B1 (ko) | 반도체 장치 및 반도체 장치의 시험 방법 | |
WO2006120853A1 (ja) | 試験装置、試験方法、および半導体デバイス | |
CN116110329A (zh) | Vf检测补偿电路、驱动芯片及显示设备 | |
JP3553509B2 (ja) | 半導体集積回路及びその検査方法 | |
JP2000162281A (ja) | 半導体集積回路装置 | |
JP2000165244A (ja) | 半導体集積回路装置 | |
JP3806333B2 (ja) | 半導体集積回路、半導体集積回路の試験装置、及び半導体集積回路の試験方法 | |
US20220366823A1 (en) | Pixel sensing circuit and integrated circuit | |
JP2011075334A (ja) | 半導体集積回路及びそのテスト方法 | |
JP2005265612A (ja) | テスト回路 | |
KR20090023941A (ko) | 테스트 비용을 절감할 수 있는 디스플레이 장치용 구동집적회로 및 그 테스트 방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 200580009150.8 Country of ref document: CN |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2006511272 Country of ref document: JP Ref document number: 10593781 Country of ref document: US |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
WWW | Wipo information: withdrawn in national office |
Country of ref document: DE |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020067020593 Country of ref document: KR |
|
WWP | Wipo information: published in national office |
Ref document number: 1020067020593 Country of ref document: KR |
|
122 | Ep: pct application non-entry in european phase | ||
WWP | Wipo information: published in national office |
Ref document number: 10593781 Country of ref document: US |