WO2005045938A2 - Insulated gate field-effect transistor - Google Patents
Insulated gate field-effect transistor Download PDFInfo
- Publication number
- WO2005045938A2 WO2005045938A2 PCT/IB2004/052346 IB2004052346W WO2005045938A2 WO 2005045938 A2 WO2005045938 A2 WO 2005045938A2 IB 2004052346 W IB2004052346 W IB 2004052346W WO 2005045938 A2 WO2005045938 A2 WO 2005045938A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- region
- drift
- conductivity type
- source
- gate
- Prior art date
Links
- 230000005669 field effect Effects 0.000 title claims description 5
- 210000000746 body region Anatomy 0.000 claims abstract description 26
- 239000000758 substrate Substances 0.000 claims abstract description 20
- 239000004065 semiconductor Substances 0.000 claims abstract description 11
- 239000012212 insulator Substances 0.000 claims description 16
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 7
- 229920005591 polysilicon Polymers 0.000 claims description 7
- 239000007943 implant Substances 0.000 claims description 4
- 238000009792 diffusion process Methods 0.000 claims description 3
- 230000001419 dependent effect Effects 0.000 claims 1
- 238000001465 metallisation Methods 0.000 description 7
- 230000008901 benefit Effects 0.000 description 6
- 238000004519 manufacturing process Methods 0.000 description 5
- 230000015556 catabolic process Effects 0.000 description 4
- 230000004048 modification Effects 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 239000000969 carrier Substances 0.000 description 1
- 230000001627 detrimental effect Effects 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7816—Lateral DMOS transistors, i.e. LDMOS transistors
- H01L29/7825—Lateral DMOS transistors, i.e. LDMOS transistors with trench gate electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/402—Field plates
- H01L29/407—Recessed field plates, e.g. trench field plates, buried field plates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7816—Lateral DMOS transistors, i.e. LDMOS transistors
- H01L29/7824—Lateral DMOS transistors, i.e. LDMOS transistors with a substrate comprising an insulating layer, e.g. SOI-LDMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
- H01L29/0692—Surface layout
- H01L29/0696—Surface layout of cellular field-effect devices, e.g. multicellular DMOS transistors or IGBTs
Definitions
- the invention relates to an insulated gate field effect transistor.
- Silicon-on-insulator (SOI) transistors have a number of desirable properties, namely low specific on-resistance, low gate-drain capacitance, and high breakdown voltage.
- a good SOI structure is described in WO-A- 01/17028.
- SOI structures in general suffer however from the disadvantage that they are expensive, because of the high cost of silicon-on-insulator substrates, as well as a number of difficulties in manufacturing, such as the requirement for long local oxididation of silicon, and the difficulties involved by so-called "bird's beaking" at the edge of field oxide. There is thus a need for a transistor structure that delivers the benefits of silicon-on-insulator but at lower cost.
- One previous form of semiconductor device is described in WO-A-
- a gate in a trench extends not merely adjacent to a body region of a FET but also adjacent to a drift region to form a field plate.
- Another previous form of semiconductor device is described in US-A- 6353252.
- a double diffused source and body are arranged next to longitudinally extending drift regions.
- SIPOS resistors On either side of the drift regions are provided SIPOS resistors in insulated trenches.
- One end of each trenched SIPOS resistor is connected to the source and one end to the drain.
- a insulated gate field effect transistor comprising: an insulating or semi-insulating semiconductor substrate defining opposed first and second major surfaces; a body region of a first conductivity type; a source region of a second conductivity type opposite to the first conductivity type at the first major surface; a drift region of the second conductivity type; a drain region of the second conductivity type, and a higher doping concentration than the drift region, the source region, body region, drift region and drain region arranged longitudinally along a current path; insulated field plate trenches containing field plates extending longitudinally and arranged laterally on either side of the drift region; and an insulated gate separate from the field plates arranged to control conduction in a channel region in the body region between the source and drift regions; wherein field plates are of highly doped conductive polysilicon connected to the source alone.
- the structure delivers the benefits of a silicon-on-insulator structure without the need for expensive silicon-on-insulator substrates.
- a conventional insulating or semi-insulating substrate is used.
- the substrate may be of the first conductivity type.
- the use of the field plate allows the doping in the drift region to be higher than it would otherwise be and hence to allow the device to have a lower on-resistance without the gate.
- the substrate does not conduct. This gives rise to significant benefits when integrating a number of devices onto a single substrate, since such integrated devices are isolated from one another. For example, instead of needing four separate semiconductor dies to make a full-bridge rectifier using a conductive substrate it is possible to integrate all four on a single insulating substrate.
- the amount of gate polysilicon is large and this contributes to large gate-drain capacitance and hence switching losses. This may be avoided in the present invention in which the field plates are connected to the source. Further, the on-resistance of the invention may be better than that of WO-A-01/91 190 because the device of WO-A-01/91190 requires a significant number of layers of metal. A further benefit is the ease of connecting the source connected field plate by connecting it to the source metallisation thereby avoiding the need for multiple layers of metal. This leads to a cheaper process and an enhanced performance compared to connecting each field plate to the respective gate.
- the device Compared with devices with SIPOS regions, such as that described in US-A-6353252, the device has the considerable advantage that it avoids the use of semi-insulating SIPOS layers.
- SIPOS layers need to be charged up with a charge up time having a significant time constant before the device can switch, and this time constant is generally long and has a detrimental effect on device switching performance.
- the drift region and field plates have a drain end adjacent to the drain and a body end adjacent to the body.
- the thickness of the insulator between the field plates and the drift region may be greater at the drain end of the field plates than at the body end. This allows a higher breakdown voltage to be achieved, all other things being equal, than would otherwise be the case.
- a plurality of field plate trenches alternate laterally with drift regions across the first major surface.
- the pattern of the plurality of laterally arranged cells may be repeated across the surface of the semiconductor in a practical device, as will be appreciated by those skilled in the art.
- the device has a number of cells. It is convenient to provide these cells by arranging the plurality of trenches to alternate with drift regions laterally across the device at the first major surface, and for the source region to include a plurality of source diffusions arranged laterally across the device in line with the drift regions between trenches.
- the gate is arranged above the first major surface, and separated from the body region by a gate oxide layer on the first major surface.
- DMOS-type double-diffused MOS type gate
- the combination of a DMOS-type gate and a longitudinal trench field plate allows for simpler manufacturing.
- the gate can be connected as in conventional devices and the source metallisation can be extended to connect to the gate.
- the capacitance between gate and drain is minimised.
- the body region may be an implant of first conductivity type in the drift region of second conductivity type and the source region an implant of second conductivity type in the body region. It will be appreciated that in a practical device a number of devices may be arranged effectively in parallel on a substrate to improve current handling.
- the gate may be contained in a longitudinally extending gate trench extending from the source region to the drift region past the drift region, the gate trench being a separate trench from the field plate trench.
- field plate trenches may alternate laterally with drift regions across the first major surface with a separate gate trench arranged longitudinally in line with each drift region.
- the first conductivity type may be p-type and the second conductivity type is n-type, the substrate being a semi- insulating p -type substrate.
- Figure 1 shows a first embodiment of the invention in top view
- Figure 2 shows the first embodiment in side section along line A-A in Figure 1
- Figure 3 shows a second embodiment of the invention in top view.
- Like reference numerals are used for the same or similar features in different embodiments. Note that the Figures are schematic and not to scale.
- a semi-insulating p " -type substrate 2 has an n - type epilayer 4.
- the top side of the epilayer defines a first major surface 12 and the rear side 14 of the substrate defines a second major surface.
- a p- type body layer 6 is diffused at one longitudinal end of the device extending laterally across the width of the device.
- a plurality of n+-type source regions 8 are then diffused within the body region 6.
- An n+-type drain region 10 extending laterally across the device is diffused at the other end of the drift region from the source and body regions 6,8. Note that the source region does not extend laterally across the whole device, but a plurality of source regions are deposited.
- Each source region provides the source for a single cell.
- the source region 8, body region 6, drift region 4 and drain region 10 are arranged in that order longitudinally along a path defined at the first major surface for each cell.
- Gate insulator 18 is deposited over the first major surface 12, extending from source region 8 over the body region 6 to over the drift region 4.
- the gate extends laterally across the first major surface 12 as shown in
- Field plate trenches 20 are formed extending through the drift region 4. As can be seen in Figure 1 , the trenches 20 alternate with drift regions 4 laterally across the first major surface 12.
- the trenches 20 include field plate insulator 22 on the sidewalls and base of the trenches 20 and are filled with conductive polysilicon 24.
- the insulator 22 is thinner at the body end nearer the body region 6 than at the drain end nearer the drain region 10.
- the drift regions 4 between trenches 20 are arranged in line with the source regions 8. Each drift region 4 and respective source region 8 defines a single cell of the device.
- a source metallisation 26 acting as a source contact connects to the source regions 8 and to the body region 6.
- a drain metallisation acting as drain contact 28 connects to the drain region 10.
- the polysilicon 24 in the trench is connected to the source metallisation 26 by an extension of that metallisation (not shown).
- the sizes of the various components will of course depend on the required breakdown voltage. For example, for a 600V breakdown voltage, the following parameters apply.
- the distance from body region 6 to drain region 10 should be of order 50 microns.
- the separation between adjacent trenches should be of order 0.5 micron i.e. 0.2 to 0.8 micron.
- the depth of the trenches is also be of order 0.5 micron, again 0.2 to 0.8 micron. This relatively shallow depth makes it easier to fill the trench with field oxide.
- the lateral width of each trench should be from 1 to 5 microns, preferably of order 3 microns.
- Figure 1 shows the width of the semiconductor drift region 4 being roughly equal to the width of the trenches 20, this is purely for clarity in the figure and in fact the width of the trenches is nearly ten times the width of the semiconductor drift region.
- the trench 20 is etched into the p- type substrate as indicated by the dotted lines in Figure 2 to maximise the RESURF effect.
- the depth of the body region 4 should at least reach the p-type substrate.
- the thickness of the oxide 22 within the trench varies from about 0.5 micron on each sidewall near the body 6/drift region 4 junction to about 1 micron on each sidewall near the drift region 4 / drain region 10 junction for maximum RESURF effect.
- voltage applied to the gate controls conduction of carriers in a channel from the source region 8 to the drift region 4.
- the field plate connected to the source voltage depletes the drift region between the trenches. This allows the drift region to have a higher doping than it would otherwise have and still be depleted. This higher doping in turn reduces the on-resistance in the on state.
- the use of a source connected field plate minimises the capacitance between gate and drain which improves the switching time and reduces switching powering losses.
- the use of the DMOS-type gate in combination with trenched field plate allows for easier manufacturing.
- the source metallisation can be simply connected to the field plate in the trench and the gate can be connected in the normal manner used in DMOS. Since the gate extends laterally across the device connection to the gate is straightforward.
- the field plate is connected to the gate, not the drain. This is again readily achieved, this time by connecting the gate electrode to the polysilicon in the trenches.
- the DMOS -type gate structure of gate insulator 18 and gate 16 is replaced by a trenched gate structure.
- a gate trench 30 is provided in the body region 6 adjacent to each source diffusion 8.
- the gate contains thin gate insulator 32 on the sidewalls and base and a conductive polysilicon gate 34 within the trench.
- each gate is aligned with a respective drift region 4 between trenches 20.
- the other features of the device are the same as in the first embodiment. From reading the present disclosure, other variations and modifications will be apparent to persons skilled in the art. Such variations and modifications may involve equivalent and other features which are already known in the design, manufacture and use of semiconductor devices and which may be used in addition to or instead of features described herein. Although claims have been formulated in this application to particular combinations of features, it should be understood that the scope of disclosure also includes any novel feature or any novel combination of features disclosed herein either explicitly or implicitly or any generalisation thereof, whether or not it mitigates any or all of the same technical problems as does the present invention.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
Description
Claims
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB0326237A GB0326237D0 (en) | 2003-11-11 | 2003-11-11 | Insulated gate field effect transistor |
GB0326237.5 | 2003-11-11 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2005045938A2 true WO2005045938A2 (en) | 2005-05-19 |
WO2005045938A3 WO2005045938A3 (en) | 2005-08-25 |
Family
ID=29726305
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/IB2004/052346 WO2005045938A2 (en) | 2003-11-11 | 2004-11-09 | Insulated gate field-effect transistor |
Country Status (2)
Country | Link |
---|---|
GB (1) | GB0326237D0 (en) |
WO (1) | WO2005045938A2 (en) |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102005041321A1 (en) * | 2005-08-31 | 2007-03-15 | Infineon Technologies Ag | Trench semiconductor device has electrically isolated field electrode units in trench with different strength electrical coupling between adjacent pairs |
CN104603949A (en) * | 2014-01-27 | 2015-05-06 | 瑞萨电子株式会社 | Semiconductor device |
CN104752492A (en) * | 2013-12-27 | 2015-07-01 | 英飞凌科技奥地利有限公司 | Method for Manufacturing a Semiconductor Device and a Semiconductor Device |
CN105810739A (en) * | 2016-03-18 | 2016-07-27 | 电子科技大学 | Transverse silicon-on-insulator (SOI) power laterally diffused metal oxide semiconductor (LDMOS) |
DE102015112427A1 (en) * | 2015-07-29 | 2017-02-02 | Infineon Technologies Ag | A semiconductor device having a gradually increasing field dielectric layer and method of manufacturing a semiconductor device |
DE102015112414A1 (en) * | 2015-07-29 | 2017-02-02 | Infineon Technologies Ag | METHOD FOR PRODUCING A SEMICONDUCTOR STRUCTURE AND SEMICONDUCTOR DEVICE |
WO2019007346A1 (en) * | 2017-07-03 | 2019-01-10 | 无锡华润上华科技有限公司 | Method for manufacturing semiconductor device having field plate structure with gradually varying thickness in trench |
DE102017130213A1 (en) * | 2017-12-15 | 2019-06-19 | Infineon Technologies Ag | PLANAR FIELD EFFECT TRANSISTOR |
DE102018109950A1 (en) * | 2018-04-25 | 2019-10-31 | Infineon Technologies Ag | TRANSISTOR ELEMENT |
EP3540782A3 (en) * | 2011-10-11 | 2020-01-01 | Massachusetts Institute Of Technology | Semiconductor devices having a recessed electrode structure |
US10985245B2 (en) | 2017-12-15 | 2021-04-20 | Infineon Technologies Ag | Semiconductor device with planar field effect transistor cell |
CN113690299A (en) * | 2020-05-18 | 2021-11-23 | 华润微电子(重庆)有限公司 | Trench gate VDMOS device and preparation method thereof |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030047792A1 (en) * | 2001-09-07 | 2003-03-13 | Power Integrations, Inc. | High-voltage lateral transistor with a multi-layered extended drain structure |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01140773A (en) * | 1987-11-27 | 1989-06-01 | Hitachi Ltd | Insulated-gate transistor |
-
2003
- 2003-11-11 GB GB0326237A patent/GB0326237D0/en not_active Ceased
-
2004
- 2004-11-09 WO PCT/IB2004/052346 patent/WO2005045938A2/en active Application Filing
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030047792A1 (en) * | 2001-09-07 | 2003-03-13 | Power Integrations, Inc. | High-voltage lateral transistor with a multi-layered extended drain structure |
Non-Patent Citations (1)
Title |
---|
PATENT ABSTRACTS OF JAPAN vol. 013, no. 396 (E-815), 4 September 1989 (1989-09-04) -& JP 01 140773 A (HITACHI LTD), 1 June 1989 (1989-06-01) * |
Cited By (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102005041321A1 (en) * | 2005-08-31 | 2007-03-15 | Infineon Technologies Ag | Trench semiconductor device has electrically isolated field electrode units in trench with different strength electrical coupling between adjacent pairs |
DE102005041321B4 (en) * | 2005-08-31 | 2012-03-01 | Infineon Technologies Ag | Grave structure semiconductor devices |
EP3540782A3 (en) * | 2011-10-11 | 2020-01-01 | Massachusetts Institute Of Technology | Semiconductor devices having a recessed electrode structure |
CN104752492A (en) * | 2013-12-27 | 2015-07-01 | 英飞凌科技奥地利有限公司 | Method for Manufacturing a Semiconductor Device and a Semiconductor Device |
CN104603949A (en) * | 2014-01-27 | 2015-05-06 | 瑞萨电子株式会社 | Semiconductor device |
DE102015112414A1 (en) * | 2015-07-29 | 2017-02-02 | Infineon Technologies Ag | METHOD FOR PRODUCING A SEMICONDUCTOR STRUCTURE AND SEMICONDUCTOR DEVICE |
US10483360B2 (en) | 2015-07-29 | 2019-11-19 | Infineon Technologies Ag | Semiconductor device comprising a gradually increasing field dielectric layer and method of manufacturing a semiconductor device |
DE102015112427B4 (en) * | 2015-07-29 | 2017-04-06 | Infineon Technologies Ag | A semiconductor device having a gradually increasing field dielectric layer and method of manufacturing a semiconductor device |
US9893158B2 (en) | 2015-07-29 | 2018-02-13 | Infineon Technologies Ag | Semiconductor device comprising a gradually increasing field dielectric layer and method of manufacturing a semiconductor device |
US10079284B2 (en) | 2015-07-29 | 2018-09-18 | Infineon Technologies Ag | Method of manufacturing a semiconductor structure and semiconductor device |
DE102015112427A1 (en) * | 2015-07-29 | 2017-02-02 | Infineon Technologies Ag | A semiconductor device having a gradually increasing field dielectric layer and method of manufacturing a semiconductor device |
US11069782B2 (en) | 2015-07-29 | 2021-07-20 | Infineon Technologies Ag | Semiconductor device comprising a gradually increasing field dielectric layer and method of manufacturing a semiconductor device |
CN105810739A (en) * | 2016-03-18 | 2016-07-27 | 电子科技大学 | Transverse silicon-on-insulator (SOI) power laterally diffused metal oxide semiconductor (LDMOS) |
WO2019007346A1 (en) * | 2017-07-03 | 2019-01-10 | 无锡华润上华科技有限公司 | Method for manufacturing semiconductor device having field plate structure with gradually varying thickness in trench |
US10985245B2 (en) | 2017-12-15 | 2021-04-20 | Infineon Technologies Ag | Semiconductor device with planar field effect transistor cell |
DE102017130213A1 (en) * | 2017-12-15 | 2019-06-19 | Infineon Technologies Ag | PLANAR FIELD EFFECT TRANSISTOR |
DE102017130213B4 (en) | 2017-12-15 | 2021-10-21 | Infineon Technologies Ag | PLANAR FIELD EFFECT TRANSISTOR |
DE102018109950A1 (en) * | 2018-04-25 | 2019-10-31 | Infineon Technologies Ag | TRANSISTOR ELEMENT |
DE102018109950B4 (en) | 2018-04-25 | 2022-09-29 | Infineon Technologies Ag | TRANSISTOR COMPONENT |
CN113690299A (en) * | 2020-05-18 | 2021-11-23 | 华润微电子(重庆)有限公司 | Trench gate VDMOS device and preparation method thereof |
CN113690299B (en) * | 2020-05-18 | 2024-02-09 | 华润微电子(重庆)有限公司 | Trench gate VDMOS device and preparation method thereof |
Also Published As
Publication number | Publication date |
---|---|
WO2005045938A3 (en) | 2005-08-25 |
GB0326237D0 (en) | 2003-12-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9947779B2 (en) | Power MOSFET having lateral channel, vertical current path, and P-region under gate for increasing breakdown voltage | |
US7462908B2 (en) | Dynamic deep depletion field effect transistor | |
US6566708B1 (en) | Trench-gate field-effect transistors with low gate-drain capacitance and their manufacture | |
US20070126055A1 (en) | Trench insulated gate field effect transistor | |
US7408223B2 (en) | Trench insulated gate field effect transistor | |
US20030151110A1 (en) | High-voltage lateral transistor with a multi-layered extended drain structure | |
US7492003B2 (en) | Superjunction power semiconductor device | |
EP1536464A2 (en) | Method of making high-voltage semiconductor devices | |
US20010023961A1 (en) | Trench DMOS transistor having a double gate structure | |
EP1145326A2 (en) | Cellular trench-gate field-effect transistors | |
WO2006053055A2 (en) | High-voltage transistor fabrication with trench etching technique | |
KR20110063532A (en) | Power mosfet having a strained channel in a semiconductor heterostructure on metal substrate | |
WO2007129261A2 (en) | Trench field effect transistors | |
US20030020115A1 (en) | Power MOSFET with ultra-deep base and reduced on resistance | |
WO2005045938A2 (en) | Insulated gate field-effect transistor | |
WO2018034818A1 (en) | Power mosfet having planar channel, vertical current path, and top drain electrode | |
US6559502B2 (en) | Semiconductor device | |
EP1703566A1 (en) | MOS device having at least two channel regions | |
US7671440B2 (en) | Lateral field-effect transistor having an insulated trench gate electrode | |
US7642596B2 (en) | Insulated gate field effect transistor | |
JPH10107269A (en) | Semiconductor device controllable by field effect and its manufacture |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
122 | Ep: pct application non-entry in european phase |