WO2004040454A3 - Method and apparatus for performing multi-page write operations in a non-volatile memory system - Google Patents
Method and apparatus for performing multi-page write operations in a non-volatile memory system Download PDFInfo
- Publication number
- WO2004040454A3 WO2004040454A3 PCT/US2003/028195 US0328195W WO2004040454A3 WO 2004040454 A3 WO2004040454 A3 WO 2004040454A3 US 0328195 W US0328195 W US 0328195W WO 2004040454 A3 WO2004040454 A3 WO 2004040454A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- page
- volatile memory
- page number
- memory system
- write operations
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
- G06F12/0607—Interleaved addressing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
- G06F12/023—Free address space management
- G06F12/0238—Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory
- G06F12/0246—Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory in block erasable memory, e.g. flash memory
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
- G06F12/0292—User address space allocation, e.g. contiguous or non contiguous base addressing using tables or multilevel address translation means
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Read Only Memory (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Abstract
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
AU2003268564A AU2003268564A1 (en) | 2002-10-28 | 2003-09-10 | Method and apparatus for performing multi-page write operations in a non-volatile memory system |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US28180402A | 2002-10-28 | 2002-10-28 | |
US10/281,804 | 2002-10-28 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2004040454A2 WO2004040454A2 (en) | 2004-05-13 |
WO2004040454A3 true WO2004040454A3 (en) | 2004-10-28 |
Family
ID=32228774
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2003/028195 WO2004040454A2 (en) | 2002-10-28 | 2003-09-10 | Method and apparatus for performing multi-page write operations in a non-volatile memory system |
Country Status (4)
Country | Link |
---|---|
CN (1) | CN1703678A (en) |
AU (1) | AU2003268564A1 (en) |
TW (1) | TWI272481B (en) |
WO (1) | WO2004040454A2 (en) |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2880152B1 (en) * | 2004-12-24 | 2007-03-02 | Trusted Logic Sa | METHOD AND SYSTEM FOR OPTIMIZING THE MANAGEMENT OF RECORD FILES |
DE102005001038B3 (en) * | 2005-01-07 | 2006-05-04 | Hyperstone Ag | Non volatile memory`s e.g. flash memory, block management method for e.g. computer system, involves assigning physical memory block number of real memory block number on table, and addressing real memory blocks with physical block number |
JP4547028B2 (en) * | 2005-08-03 | 2010-09-22 | サンディスク コーポレイション | Nonvolatile memory with block management |
JP2009545783A (en) * | 2006-07-31 | 2009-12-24 | 株式会社東芝 | Nonvolatile memory system and data read / write control method thereof |
TWI390548B (en) * | 2008-07-03 | 2013-03-21 | Silicon Motion Inc | Data storing methods and apparatus thereof |
WO2010000206A1 (en) * | 2008-07-03 | 2010-01-07 | Silicon Motion, Inc. | Data storing methods and apparatus thereof |
US8065468B2 (en) | 2008-07-03 | 2011-11-22 | Silicon Motion, Inc. | Data storing methods and apparatus thereof |
US9329989B2 (en) * | 2011-12-30 | 2016-05-03 | SanDisk Technologies, Inc. | System and method for pre-interleaving sequential data |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5572466A (en) * | 1992-10-06 | 1996-11-05 | Kabushiki Kaisha Toshiba | Flash memory chips |
WO2002046929A1 (en) * | 2000-12-06 | 2002-06-13 | Tdk Corporation | Method of controlling flash memory |
-
2003
- 2003-09-10 AU AU2003268564A patent/AU2003268564A1/en not_active Abandoned
- 2003-09-10 WO PCT/US2003/028195 patent/WO2004040454A2/en not_active Application Discontinuation
- 2003-09-10 CN CN 03825519 patent/CN1703678A/en active Pending
- 2003-09-18 TW TW92125783A patent/TWI272481B/en not_active IP Right Cessation
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5572466A (en) * | 1992-10-06 | 1996-11-05 | Kabushiki Kaisha Toshiba | Flash memory chips |
WO2002046929A1 (en) * | 2000-12-06 | 2002-06-13 | Tdk Corporation | Method of controlling flash memory |
US20030028704A1 (en) * | 2000-12-06 | 2003-02-06 | Naoki Mukaida | Memory controller, flash memory system having memory controller and method for controlling flash memory device |
Also Published As
Publication number | Publication date |
---|---|
AU2003268564A1 (en) | 2004-05-25 |
CN1703678A (en) | 2005-11-30 |
TWI272481B (en) | 2007-02-01 |
WO2004040454A2 (en) | 2004-05-13 |
AU2003268564A8 (en) | 2004-05-25 |
TW200424846A (en) | 2004-11-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2004040453A3 (en) | Method and apparatus for grouping pages within a block | |
EP1416389A3 (en) | Method and apparatus for performing block caching in a non-volatile memory system | |
AU2001283185A1 (en) | Method and system for dual bit memory erase verification | |
WO2007002282A3 (en) | Managing memory pages | |
WO2007134247A3 (en) | Dynamic cell bit resolution | |
DE602005026052D1 (en) | DEVICE AND METHOD FOR MEMORY OPERATIONS USING ADDRESS-RELATED CONDITIONS | |
WO2002017327A3 (en) | Memory device having posted write per command | |
TW200721016A (en) | Memory system and method of writing into nonvolatile semiconductor memory | |
AU2003227479A1 (en) | Ferroelectric memory and method for reading its data | |
EP1758027A3 (en) | Non-volatile memory and method with control data management | |
DE60323151D1 (en) | METHOD FOR SWITCHING BETWEEN READING AND WRITING IN A MEMORY CONTROLLER | |
AU6947000A (en) | Method and system for accessing data in legacy applications | |
AU2003269091A1 (en) | Maintaining information in one or more virtual volume aggregates comprising a plurality of virtual volumes | |
WO2004040454A3 (en) | Method and apparatus for performing multi-page write operations in a non-volatile memory system | |
SG112838A1 (en) | Method, system, and program for initializing a storage device comprising multiple storage units thorough a storage controller | |
SG99328A1 (en) | Method, system, program, and data structures for transforming an instruction in a first bit architecture to an instruction in a second bit architeture | |
IL128199A0 (en) | Write driver and bit line precharge apparatus and method | |
TW200732918A (en) | Method and system for accessing non-volatile storage devices | |
DE60325605D1 (en) | METHOD, SYSTEM AND PROGRAM FOR MEMORY-BASED DATA TRANSFER | |
EP1507230A4 (en) | Information providing system and authentication medium access control method and computer program | |
GB0208148D0 (en) | Method and system for local memory addressing in single instruction, multiple data computer system | |
AU2003286012A1 (en) | Method and apparatus for wide word deletion in content addressable memories | |
AU4037100A (en) | Method and system for managing data in computer memory | |
EP1096745A3 (en) | Serial data transfer method in synchronism with a clock signal | |
AU2002331516A1 (en) | Transponder and tool for reading and/or writing data in said transponder |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SC SD SE SG SK SL TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 20038255197 Country of ref document: CN |
|
122 | Ep: pct application non-entry in european phase | ||
NENP | Non-entry into the national phase |
Ref country code: JP |
|
WWW | Wipo information: withdrawn in national office |
Country of ref document: JP |