WO2004030195A1 - サージを抑止した矩形波インバータ - Google Patents
サージを抑止した矩形波インバータ Download PDFInfo
- Publication number
- WO2004030195A1 WO2004030195A1 PCT/JP2003/012208 JP0312208W WO2004030195A1 WO 2004030195 A1 WO2004030195 A1 WO 2004030195A1 JP 0312208 W JP0312208 W JP 0312208W WO 2004030195 A1 WO2004030195 A1 WO 2004030195A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- switch
- turned
- rectangular wave
- gate signal
- square wave
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/38—Means for preventing simultaneous conduction of switches
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M5/00—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases
- H02M5/40—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases with intermediate conversion into dc
- H02M5/42—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases with intermediate conversion into dc by static converters
- H02M5/44—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases with intermediate conversion into dc by static converters using discharge tubes or semiconductor devices to convert the intermediate dc into ac
- H02M5/453—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases with intermediate conversion into dc by static converters using discharge tubes or semiconductor devices to convert the intermediate dc into ac using devices of a triode or transistor type requiring continuous application of a control signal
- H02M5/458—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases with intermediate conversion into dc by static converters using discharge tubes or semiconductor devices to convert the intermediate dc into ac using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
- H02M5/4585—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases with intermediate conversion into dc by static converters using discharge tubes or semiconductor devices to convert the intermediate dc into ac using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only having a rectifier with controlled elements
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/0083—Converters characterised by their input or output configuration
- H02M1/0085—Partially controlled bridges
Definitions
- the present invention relates to a rectangular wave inverter that outputs a rectangular wave, and relates to a rectangular wave inverter that suppresses a surge that suppresses generation of a surge in the impeller.
- the output of the generator is temporarily converted to DC to resolve the point where the output of the engine-driven generator fluctuates due to load conditions, and then the frequency is kept constant.
- An AC output is obtained through an inverter that can be controlled at a constant speed.
- a rectangular wave inverter for outputting a rectangular wave is used.
- four switches hereinafter, referred to as “bridge” arranged in a bridge shape as disclosed in the related art (for example, see Patent Document 1).
- the output waveform of the inverter for example, changes from the negative period to the positive period At the point of transition to, a zero voltage period is interposed.
- Patent Document 1 Japanese Patent Application Laid-Open No. 62-27272873
- the zero voltage period is interposed.
- all the transistors are turned off during that period. Therefore, in the zero voltage period, an undesired surge may occur due to the presence of the choke coil provided on the load side. Disclosure of the invention SUMMARY OF THE INVENTION It is an object of the present invention to solve the above-described problems and to provide an impeller capable of suppressing generation of a surge and having a large effective power on the output side under the same condition on the input side DC voltage.
- the present invention provides a difference between a timing at which one of two switches operating corresponding to a first cycle in a rectangular wave imperter is turned on and a timing at which the other switch is turned on.
- the purpose of the present invention is to suppress the occurrence of surge by providing a difference between the timing when one of the two switches that operate in response to the second cycle is turned on and the timing when the other is turned on.
- FIG. 1 shows a principle configuration diagram of the present invention.
- FIG. 2 shows a main part configuration corresponding to the embodiment of the present invention.
- FIG. 3 shows a time chart for explaining the operation of the configuration shown in FIG.
- FIG. 4 is a diagram illustrating a situation in which a surge is suppressed in the case of the present invention.
- FIG. 5 shows a configuration for controlling a thyristor in a three-phase rectifier circuit.
- FIG. 6 is an explanatory diagram showing the on / off state of the thyristor under the configuration shown in FIG.
- FIG. 7 is an explanatory diagram showing the on / off state of the thyristor under the configuration shown in FIG.
- FIG 8 is a view corresponding to Figure 6 when the output frequency of the magnetic field ⁇ flow generator that is reduced to about 1 0 OH Z.
- FIG. 9 is a diagram corresponding to FIG. 7 in a case where the output frequency of the magnet field AC generator is reduced to about 10 OHz.
- FIG. 10 shows a configuration for preventing deterioration of the stability of the system.
- FIG. 1 shows a principle configuration diagram of the present invention.
- Reference numeral 1 in the figure is a magnet field alternator
- 3 to 5 are rectifiers
- 6 to 8 are thyristors
- 9 is a thyristor gate signal generation circuit
- 10 is a smoothing capacitor
- 11 is a bridge type inverter
- 1 is a first switch.
- Transistor 13 is a second switch (transistor)
- 14 is a third switch (transistor)
- 15 is a fourth switch (transistor)
- 16 to 19 are gate signal supply units
- 20 is a gate signal generator
- 21 is a load
- 22 is a choke coil.
- the illustrated gate signal generation unit 20 and the gate signal supply units 16 and 18 constitute a first rectangular wave gate signal generation circuit according to the present invention
- the gate signal generation unit 20 and the gate The signal supply units 17 and 19 constitute the second rectangular wave gate signal generation circuit according to the present invention.
- the magnet field AC generator 1 is rotationally driven by an internal combustion engine (engine) (not shown), and generates an AC voltage having a frequency proportional to the engine speed.
- engine internal combustion engine
- the output from the magnet field alternator 1 is also proportional to the engine speed.
- the three-phase AC voltage generated by the magnet field AC generator 1 is converted into a DC voltage in the three-phase rectifier circuit 2. Then, the DC voltage is smoothed by the smoothing capacitor 10 and supplied to the bridge-type impeller 11.
- the three-phase rectifier circuit 2 is composed of three rectifiers 3 to 5 and three thyristors 6 or 8, and the illustrated thyristor gate signal generation circuit 9 is a three-phase rectifier circuit 2. Generates a gate signal that controls the amount of conduction of thyristors 6 to 8 so that the output voltage remains constant. The gate signal is applied to thyristors 6 to 8. That is, the output side voltage of the three-phase rectifier circuit 2 is kept at a constant value.
- the first switch 12 and the third switch 14 are turned on in the first cycle, and the second switch 13 and the fourth switch 15 are connected to the bridge type inverter 11. It is turned on in the second cycle.
- a gate signal is applied to each of the switches 12 to 15 as described above. Further, as described later, the sum of the first cycle and the second cycle is a cycle of a frequency of 50 Hz or 60 Hz, and the same alternating current as the commercial frequency is output.
- the first switch 12, the choke coil 22, the load 21, and the third switch 14 are passed to the load 21, for example, in the figure.
- the current flows from left to right.
- the current flows from the right to the left in the figure with respect to the load 21 through the second switch 13, the load 21, the choke coil 22, and the fourth switch 15. Flows. That is, the alternating current is supplied to the load 21.
- the alternating current is maintained at a predetermined frequency without fluctuation.
- the gate signal applied to the first switch 12 to the fourth switch 15 is, as is well known, in the form of a square wave gate signal so that the illustrated bridge type inverter constitutes a so-called square wave inverter. It is formed.
- the square wave gate signal for the first switch 12 and the square wave gate signal for the third switch 14 which are turned on in the first cycle are different from each other. Is generated as follows.
- the timing at which the square wave gut signal for the third switch 14 shifts from the on state to the off state is the timing at which the square wave gate signal for the first switch 12 shifts from the on state to the off state.
- the square wave gate signal for the second switch 13 and the square wave gate signal for the fourth switch 15 that are turned on in the second cycle are as follows: Is generated as follows.
- the timing at which the square wave gate signal for the fourth switch 15 is shifted from the on state to the off state is the timing at which the square wave gate signal for the second switch 13 is shifted from the on state to the off state.
- the energy in the choke coil can be skillfully dissipated, which may occur during a zero voltage period as in the inverter device disclosed in Patent Document 1 mentioned above. It is possible to suppress the occurrence of unknown and undesired surges.
- the first rectangular wave gut signal generation circuit and the second rectangular wave gate signal generation circuit according to the present invention are based on the basic fast-periodic square-wave signal, and Conventionally, each square wave gate signal is generated in such a manner as to divide the clock into a so-called frequency.
- the duty of the square wave clock is, for example, a 10: 9 square wave clock, whereby the effective power on the output side of the inverter is obtained. Is to be slightly larger.
- FIG. 2 shows a main part configuration corresponding to the embodiment of the present invention.
- Reference numerals 23 to 26 denote diodes built in the first to fourth switches, respectively, and diodes that are externally connected as necessary.
- the FET a shown in the figure means the first switch 12, the FET B means the third switch 14, the FET c means the second switch 13, and the FET d means the fourth switch 12.
- 1 means 5
- reference numeral 27 denotes a square wave oscillator having a duty ratio of 10 to 9 (frequency: 500 kHz or 600 kHz); 28, a decimal Johnson counter (40 17); 29, an ND circuit; 30, an OR circuit; 31 indicates an AND circuit, 32 indicates an OR circuit, and 33 indicates an inverting circuit.
- the duty ratio of the oscillator 27 will be described below with reference to 10 to 9, the duty ratio need not be this value.
- the 0-base Johnson counter 28 receives the square wave clock from the oscillator 27 and counts the clock.Each time one clock is received, the square wave from the terminal Q 1 for one cycle of the clock, the terminal Q 2 A rectangular wave for one cycle of the clock,... a rectangular wave for one cycle of the clock is generated from terminal Q9, and inverted every five clocks to generate a square wave with one cycle of 10 clocks Has terminals.
- FIG. 3 shows a time chart for explaining the operation of the configuration shown in FIG.
- the clock from the oscillator 27 shown in FIG. 2 is a rectangular wave having a duty ratio of 10 to 9, and is shown at the top of FIG.
- the clock is counted in the 10-base Johnson counter 28, and the counter 28 sequentially outputs a rectangular wave for one clock cycle to the terminals Q1 to Q9.
- the OR circuit 32 shown in FIG. 2 generates an output of logic "1" while the terminals Q1 to Q3 are high, and AND Circuit 3 1 outputs logic “1”. Therefore, the signal at the “(B) point” shown in FIG. 3 is generated (frequency is 50 Hz or 60 Hz), and the third switch 14 (F ETb) is turned on. At this time, from a point earlier than the left end shown in FIG. 3, "Carry out” is high in the counter 28, and the first switch 12 (FET a) is turned on.
- the signal carrier at point (A) shown in Fig. 3 indicates a situation where the carry-out J is high. The carry-out occurs when terminal Q9 goes low. It is shown as going high for the next five clocks.
- the signal at point (B) goes low when terminal Q4 is high and the clock goes from high to low.
- the first switch 12 (FETa) is turned off momentarily after the third switch 14 (FETb) is turned off. Then, when the first switch 12 (FET a) is turned off, the second switch 13 (FET c) is turned on.
- the reason is that the square wave gate signal for the second switch 13 (FET c) is obtained by inverting the above signal carrier by the inverting circuit 33.
- the signal at the point (D) goes high via the OR circuit 30 when the terminal Q6 goes high one clock later. Thereafter, the high state is maintained until the output of the AND circuit 31 becomes low, and the fourth switch 15 (FET d) is kept on.
- the "carry out" of the counter 28 becomes high, the signal at the "(C) point” becomes low, and the second switch 13 (FET c) is turned off. At that point, of course, "
- the signal at point (A) goes high, turning on the first switch 1 2 (FET a)
- the frequency at point (A) is 50 Hz or 60 Hz).
- the first switch 1 2 (FET a) is delayed approximately by half a clock.
- the second switch 13 (FET c) is turned on
- the fourth switch 15 (FET d) is turned on with a delay of one clock
- the fourth switch 1 (FET c) is turned on. 5 (FET d) is turned off
- FIG. 4 is a diagram for explaining a situation in which a surge is suppressed in the case of the present invention.
- the reference numerals in the figure correspond to those in FIG. 4 shows that (i) the third switch 14 (FETb) is turned off, then (ii) the first switch 12 (FETa) is turned off and the second switch 13 (FETb) is turned off. This describes the situation when FET c) is turned on. It is assumed that a current shown by i1 flows while the first switch 12 (FET a) and the third switch 14 (FETb) are on.
- the choke coil 22 The stored energy is represented by the current indicated by i2 in the figure, the choke coil 22, the load 21, the diode 24, the first switch 12 (FETa) in the ON state, the load 21, the choke coil 22 And flows.
- the second switch 13 (FET c) is turned on and the first switch 12 (FET a) is turned off.
- the fourth switch 15 (FET c) is delayed by one clock.
- (FET d) is turned on. That is, when the fourth switch 15 (FET d) is turned on, a current in a direction opposite to the current indicated by i 1 in the load 21 starts to flow.
- the load 21 has: The current shown by i2 in the figure continues to flow. After a moment (one clock), a current flows in the opposite direction to the load 21.
- the inverter has high conversion efficiency and suppresses surges.
- the on-period is about 1.05 (larger) and the off-period is about 0, compared to the case of “10” vs. “10”. It will be about 94 (small).
- the fourth switch is turned on with a delay of one cycle as shown in FIG.
- the “zero voltage period” described in Patent Document 1 above exists. That is, also in the present invention, the value of the distortion factor of the output waveform is relatively small.
- the engine 1 drives the magnet field alternator 1 shown in FIG. This:
- the engine speed may be reduced to an extent corresponding to the small load, thereby achieving so-called energy saving.
- the frequency of the AC voltage from the generator is greatly reduced.
- the stability of the entire control system including the engine, the magnet field AC generator 1, the three-phase rectifier circuit 2, the thyristor gate signal generation circuit 9, the capacitor 10 and the impeller 11 deteriorates. I do.
- FIG. 5 shows a configuration for controlling a thyristor in a three-phase rectifier circuit.
- Reference numerals 1 to 10 in the figure correspond to those in Fig. 1, 51 and 52 are voltage dividing resistors, 53 is a comparator, 54 to 56 are diodes, and 57 is a reference threshold voltage. .
- the voltage (DC voltage) on the output side of the three-phase rectifier circuit 2 is divided by the voltage dividing resistors 51 and 52, and compared with the reference threshold voltage in the comparator 53.
- the comparator 53 sets a state in which any one of the illustrated thyristors 6 to 8 is in a conductive state, that is, the thyristor is capable of conducting.
- the thyristor gate signal is supplied to all thyristors 6 to 8.
- the comparator 53 does not conduct even when any one of the illustrated thyristors 6 to 8 is in a conductive state.
- Such a thyristor gate signal is supplied to all thyristors 6 to 8.
- the DC voltage is maintained at a predetermined voltage level corresponding to the reference threshold voltage in response to the fluctuation of the DC voltage shown in the figure. That is, it is designed to cope with voltage fluctuations in the magnet field exchange generator 1.
- the DC voltage can be held at a predetermined voltage level by a relatively simple configuration as shown in FIG. 5, and the configuration shown in FIG. 5 is an extremely effective means.
- the terminal voltage of the capacitor 10 shown in FIG. 5 includes a ripple component regardless of the presence of the capacitor 10.
- the AC voltage from the magnet field alternator 1 is generally designed to have a high frequency of about 60 OHz, but if the engine speed is reduced to a small value, the magnet field alternator 1 1 or It occurs that the frequency of al of the AC voltage decreases to about 1 0 OH Z.
- the lowest frequency component of the above-mentioned ripple is also relatively low, and the engine, the magnetic field field AC generator 1, the three-phase rectifier circuit 2, the thyristor gate signal generator circuit 9, and the The stability of the entire control system including the capacitor 10 and the impeller 11 shown in FIG. 1 is deteriorated, and an undesirable flicker phenomenon may occur in the entire system.
- This phenomenon occurs, for example, in the configuration shown in FIG. 5, even if the comparator 53 issues a command to all the thyristors 6 to 8 to be turned off as a result of the rise of the DC voltage shown in the diagram,
- One cause is that the thyristor keeps turning on until the voltage applied to the thyristor becomes zero with respect to the thyristor that has been set as described above.
- 6 and 7 are explanatory diagrams showing the on / off state of the thyristor under the configuration shown in FIG.
- FIG. 6 shows the situation from the time when the DC voltage has fallen below the predetermined level.
- the AC output from the magnet field alternator 1 has three phases, U-phase, V-phase, and W-phase, and the voltage applied to each thyristor 6 to 8 in the three-phase rectifier circuit 2 Indicated as “U VW” in the column.
- U VW three-phase rectifier circuit 2
- the comparator 53 issues an ON command to the thyristor
- Each thyristor can be turned on as shown in the lower part of the figure as "output”, and sequentially turned on under the phase condition to generate "output” including ripple.
- FIG. 7 shows the situation when the DC voltage has exceeded a predetermined level.
- the upper part of FIG. 7 shows the same as “U VW” shown in FIG.
- the comparator 53 has issued an off command to the thyristor.
- the thyristor that is in the ON state when the OFF command is issued cannot be turned OFF at the moment when the OFF command is issued. That is, the on state is maintained until the current flowing through the thyristor becomes zero.
- This ON state is shown by cross-hatching in the lower part of FIG. Furthermore, there is a delay before the on state shifts to the off state.
- FIG. 8 and FIG. 6 are diagrams showing the same situation except that the frequency is different.
- 9 and 7 show the same situation except that the frequency is different.
- FIG. 10 shows a configuration for preventing deterioration of the stability of the system.
- Reference numerals in the figure correspond to those in FIG. 5, and reference numeral 58 denotes an additional switching transistor, 59 denotes a transistor drive circuit, and 60 denotes a diode.
- a switching transistor 58 is provided between the voltage dividing resistors 51, 52 and the smoothing capacitor 10, and a thyristor 6 is provided based on a command from the comparator 53.
- the switching transistor 58 is controlled in association with the command to the control commands 8 to 8.
- the surge that may occur in the square wave inverter Can be suppressed.
- the conversion efficiency of the inverter can be improved.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Control Of Eletrric Generators (AREA)
- Inverter Devices (AREA)
Abstract
Description
Claims
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
AU2003266603A AU2003266603A1 (en) | 2002-09-25 | 2003-09-25 | Rectangular wave inverter with surge being supressed |
JP2004539518A JP4478573B2 (ja) | 2002-09-25 | 2003-09-25 | サージを抑止した矩形波インバータ |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2002278840 | 2002-09-25 | ||
JP2002-278840 | 2002-09-25 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2004030195A1 true WO2004030195A1 (ja) | 2004-04-08 |
Family
ID=32040436
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2003/012208 WO2004030195A1 (ja) | 2002-09-25 | 2003-09-25 | サージを抑止した矩形波インバータ |
Country Status (3)
Country | Link |
---|---|
JP (1) | JP4478573B2 (ja) |
AU (1) | AU2003266603A1 (ja) |
WO (1) | WO2004030195A1 (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009195057A (ja) * | 2008-02-15 | 2009-08-27 | Fuji Electric Systems Co Ltd | 多重インバータシステム |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02131369A (ja) * | 1988-11-04 | 1990-05-21 | Nishishiba Electric Co Ltd | 車載発電装置 |
JPH02311164A (ja) * | 1989-05-26 | 1990-12-26 | Matsushita Electric Works Ltd | 駆動装置 |
JPH06351259A (ja) * | 1993-06-10 | 1994-12-22 | Matsushita Electric Works Ltd | 電源装置 |
JPH07213062A (ja) * | 1994-01-24 | 1995-08-11 | Nippon Electric Ind Co Ltd | Pwmサイクロコンバータのゲート信号生成方法 |
JPH1189232A (ja) * | 1997-09-12 | 1999-03-30 | Matsushita Electric Ind Co Ltd | スイッチング電源装置 |
JP2002153075A (ja) * | 2000-11-13 | 2002-05-24 | Fuji Xerox Co Ltd | 電源装置および出力電圧制御方法 |
-
2003
- 2003-09-25 JP JP2004539518A patent/JP4478573B2/ja not_active Expired - Fee Related
- 2003-09-25 WO PCT/JP2003/012208 patent/WO2004030195A1/ja active Application Filing
- 2003-09-25 AU AU2003266603A patent/AU2003266603A1/en not_active Abandoned
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02131369A (ja) * | 1988-11-04 | 1990-05-21 | Nishishiba Electric Co Ltd | 車載発電装置 |
JPH02311164A (ja) * | 1989-05-26 | 1990-12-26 | Matsushita Electric Works Ltd | 駆動装置 |
JPH06351259A (ja) * | 1993-06-10 | 1994-12-22 | Matsushita Electric Works Ltd | 電源装置 |
JPH07213062A (ja) * | 1994-01-24 | 1995-08-11 | Nippon Electric Ind Co Ltd | Pwmサイクロコンバータのゲート信号生成方法 |
JPH1189232A (ja) * | 1997-09-12 | 1999-03-30 | Matsushita Electric Ind Co Ltd | スイッチング電源装置 |
JP2002153075A (ja) * | 2000-11-13 | 2002-05-24 | Fuji Xerox Co Ltd | 電源装置および出力電圧制御方法 |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009195057A (ja) * | 2008-02-15 | 2009-08-27 | Fuji Electric Systems Co Ltd | 多重インバータシステム |
Also Published As
Publication number | Publication date |
---|---|
JPWO2004030195A1 (ja) | 2006-01-26 |
JP4478573B2 (ja) | 2010-06-09 |
AU2003266603A1 (en) | 2004-04-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4824524B2 (ja) | 単方向dc−dcコンバータおよびその制御方法 | |
JP2004524788A (ja) | 同期整流変換器回路内の逆電流を減少させる方法と回路 | |
JPH07177745A (ja) | スイッチングレギュレータ | |
JP6185860B2 (ja) | 双方向コンバータ | |
US10079554B2 (en) | Hybrid rectifier circuit for rectifying a line current | |
US20190356239A1 (en) | Method for controlling inverter during startup and control device | |
JP3681596B2 (ja) | 直流電源装置 | |
JP3848903B2 (ja) | 電力変換装置 | |
JP7121971B2 (ja) | 三相ac-dcコンバータ | |
JPWO2017145339A1 (ja) | 直流電源装置および冷凍サイクル適用機器 | |
JP4110477B2 (ja) | Dc−dcコンバータ | |
JP5169018B2 (ja) | 電力変換装置 | |
JP7305062B2 (ja) | 電力変換装置 | |
WO2004030195A1 (ja) | サージを抑止した矩形波インバータ | |
JP4514927B2 (ja) | Dc/dcコンバータ装置 | |
JPH05308778A (ja) | 電気自動車駆動用インバータ | |
JP3177085B2 (ja) | 電力変換装置 | |
JP2010166681A (ja) | 交流機制御装置 | |
JP3493273B2 (ja) | 三相整流器の力率改善回路 | |
JPH0746846A (ja) | 三相整流装置 | |
WO2023032150A1 (ja) | 電力変換装置及び電力変換装置を搭載した航空機 | |
WO2021156981A1 (ja) | スイッチングコンバータ | |
JP3524626B2 (ja) | 静止型電力変換装置 | |
JPS626826Y2 (ja) | ||
JP2002199730A (ja) | 直流電源装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2004539518 Country of ref document: JP |
|
122 | Ep: pct application non-entry in european phase |