WO2001099169A3 - Systeme de couche d'arret de gravure - Google Patents
Systeme de couche d'arret de gravure Download PDFInfo
- Publication number
- WO2001099169A3 WO2001099169A3 PCT/US2001/019613 US0119613W WO0199169A3 WO 2001099169 A3 WO2001099169 A3 WO 2001099169A3 US 0119613 W US0119613 W US 0119613W WO 0199169 A3 WO0199169 A3 WO 0199169A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- etch
- stop layer
- etch stop
- layer system
- sige
- Prior art date
Links
- 239000000463 material Substances 0.000 abstract 4
- 239000000203 mixture Substances 0.000 abstract 3
- 229910000577 Silicon-germanium Inorganic materials 0.000 abstract 2
- 239000000758 substrate Substances 0.000 abstract 2
- 229910006990 Si1-xGex Inorganic materials 0.000 abstract 1
- 229910007020 Si1−xGex Inorganic materials 0.000 abstract 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 abstract 1
- 229910045601 alloy Inorganic materials 0.000 abstract 1
- 239000000956 alloy Substances 0.000 abstract 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 abstract 1
- 229910052710 silicon Inorganic materials 0.000 abstract 1
- 239000010703 silicon Substances 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/30604—Chemical etching
- H01L21/30608—Anisotropic liquid etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
- H01L21/76256—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques using silicon etch back techniques, e.g. BESOI, ELTRAN
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Weting (AREA)
- Drying Of Semiconductors (AREA)
Abstract
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2002503924A JP2003536273A (ja) | 2000-06-22 | 2001-06-20 | エッチング阻止層システム |
EP01946546A EP1295319A2 (fr) | 2000-06-22 | 2001-06-20 | Systeme de couche d'arret de gravure |
AU2001268577A AU2001268577A1 (en) | 2000-06-22 | 2001-06-20 | Etch stop layer system |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/599,260 | 2000-06-22 | ||
US09/599,260 US6689211B1 (en) | 1999-04-09 | 2000-06-22 | Etch stop layer system |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2001099169A2 WO2001099169A2 (fr) | 2001-12-27 |
WO2001099169A3 true WO2001099169A3 (fr) | 2002-04-25 |
Family
ID=24398918
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2001/019613 WO2001099169A2 (fr) | 2000-06-22 | 2001-06-20 | Systeme de couche d'arret de gravure |
Country Status (4)
Country | Link |
---|---|
EP (1) | EP1295319A2 (fr) |
JP (1) | JP2003536273A (fr) |
AU (1) | AU2001268577A1 (fr) |
WO (1) | WO2001099169A2 (fr) |
Families Citing this family (40)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6602613B1 (en) | 2000-01-20 | 2003-08-05 | Amberwave Systems Corporation | Heterointegration of materials using deposition and bonding |
US6750130B1 (en) | 2000-01-20 | 2004-06-15 | Amberwave Systems Corporation | Heterointegration of materials using deposition and bonding |
US6555839B2 (en) | 2000-05-26 | 2003-04-29 | Amberwave Systems Corporation | Buried channel strained silicon FET using a supply layer created through ion implantation |
WO2002015244A2 (fr) | 2000-08-16 | 2002-02-21 | Massachusetts Institute Of Technology | Procede de production d'articles semiconducteurs par croissance epitaxiale graduelle |
US6830976B2 (en) | 2001-03-02 | 2004-12-14 | Amberwave Systems Corproation | Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits |
US6724008B2 (en) | 2001-03-02 | 2004-04-20 | Amberwave Systems Corporation | Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits |
WO2002071495A1 (fr) * | 2001-03-02 | 2002-09-12 | Amberwave Systems Corporation | Plate-forme de silicium germanium relachee pour electronique cmos tres rapide et circuits analogiques tres rapides |
US6900103B2 (en) | 2001-03-02 | 2005-05-31 | Amberwave Systems Corporation | Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits |
US6593641B1 (en) | 2001-03-02 | 2003-07-15 | Amberwave Systems Corporation | Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits |
US6940089B2 (en) * | 2001-04-04 | 2005-09-06 | Massachusetts Institute Of Technology | Semiconductor device structure |
US6855649B2 (en) * | 2001-06-12 | 2005-02-15 | International Business Machines Corporation | Relaxed SiGe layers on Si or silicon-on-insulator substrates by ion implantation and thermal annealing |
WO2002103760A2 (fr) | 2001-06-14 | 2002-12-27 | Amberware Systems Corporation | Procede de retrait selectif d'alliages sige |
WO2003001607A1 (fr) | 2001-06-21 | 2003-01-03 | Massachusetts Institute Of Technology | Mosfets a couches semi-conductrices contraintes |
EP1415331A2 (fr) | 2001-08-06 | 2004-05-06 | Massachusetts Institute Of Technology | Formation de couches planes soumises a des contraintes |
US7138649B2 (en) | 2001-08-09 | 2006-11-21 | Amberwave Systems Corporation | Dual-channel CMOS transistors with differentially strained channels |
US6974735B2 (en) | 2001-08-09 | 2005-12-13 | Amberwave Systems Corporation | Dual layer Semiconductor Devices |
US6933518B2 (en) | 2001-09-24 | 2005-08-23 | Amberwave Systems Corporation | RF circuits including transistors having strained material layers |
US6649492B2 (en) * | 2002-02-11 | 2003-11-18 | International Business Machines Corporation | Strained Si based layer made by UHV-CVD, and devices therein |
US7060632B2 (en) * | 2002-03-14 | 2006-06-13 | Amberwave Systems Corporation | Methods for fabricating strained layers on semiconductor substrates |
US20030227057A1 (en) | 2002-06-07 | 2003-12-11 | Lochtefeld Anthony J. | Strained-semiconductor-on-insulator device structures |
WO2003105204A2 (fr) | 2002-06-07 | 2003-12-18 | Amberwave Systems Corporation | Dispositifs a semi-conducteur comprenant des couches contraintes en tension a deux canaux |
US6982474B2 (en) | 2002-06-25 | 2006-01-03 | Amberwave Systems Corporation | Reacted conductive gate electrodes |
FR2842349B1 (fr) | 2002-07-09 | 2005-02-18 | Transfert d'une couche mince a partir d'une plaquette comprenant une couche tampon | |
US7018910B2 (en) | 2002-07-09 | 2006-03-28 | S.O.I.Tec Silicon On Insulator Technologies S.A. | Transfer of a thin layer from a wafer comprising a buffer layer |
FR2842350B1 (fr) * | 2002-07-09 | 2005-05-13 | Procede de transfert d'une couche de materiau semiconducteur contraint | |
US6953736B2 (en) | 2002-07-09 | 2005-10-11 | S.O.I.Tec Silicon On Insulator Technologies S.A. | Process for transferring a layer of strained semiconductor material |
US7781850B2 (en) * | 2002-09-20 | 2010-08-24 | Qualcomm Mems Technologies, Inc. | Controlling electromechanical behavior of structures within a microelectromechanical systems device |
DE10260860B4 (de) * | 2002-12-23 | 2008-07-10 | Robert Bosch Gmbh | Schicht aus Si1-xGex, Verfahren zu deren Herstellung und mikromechanisches Bauelement damit |
US6808953B2 (en) * | 2002-12-31 | 2004-10-26 | Robert Bosch Gmbh | Gap tuning for surface micromachined structures in an epitaxial reactor |
US7176041B2 (en) * | 2003-07-01 | 2007-02-13 | Samsung Electronics Co., Ltd. | PAA-based etchant, methods of using same, and resultant structures |
US7495266B2 (en) | 2004-06-16 | 2009-02-24 | Massachusetts Institute Of Technology | Strained silicon-on-silicon by wafer bonding and layer transfer |
TWI283442B (en) | 2004-09-09 | 2007-07-01 | Sez Ag | Method for selective etching |
FR2892733B1 (fr) | 2005-10-28 | 2008-02-01 | Soitec Silicon On Insulator | Relaxation de couches |
US8012592B2 (en) | 2005-11-01 | 2011-09-06 | Massachuesetts Institute Of Technology | Monolithically integrated semiconductor materials and devices |
US8063397B2 (en) | 2006-06-28 | 2011-11-22 | Massachusetts Institute Of Technology | Semiconductor light-emitting structure and graded-composition substrate providing yellow-green light emission |
DE102010042570B4 (de) | 2010-10-18 | 2012-07-26 | Jörg Funke | Falt- und teilweise zerlegbares Fahrrad |
US9093478B1 (en) | 2014-04-11 | 2015-07-28 | International Business Machines Corporation | Integrated circuit structure with bulk silicon FinFET and methods of forming |
US9842913B1 (en) | 2016-05-18 | 2017-12-12 | Globalfoundries Inc. | Integrated circuit fabrication with boron etch-stop layer |
FR3064398B1 (fr) * | 2017-03-21 | 2019-06-07 | Soitec | Structure de type semi-conducteur sur isolant, notamment pour un capteur d'image de type face avant, et procede de fabrication d'une telle structure |
FR3125631A1 (fr) * | 2021-07-23 | 2023-01-27 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | Procede de fabrication d’un substrat semi-conducteur sur isolant de type soi ou sigeoi par besoi et structure pour fabriquer un tel substrat |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5013681A (en) * | 1989-09-29 | 1991-05-07 | The United States Of America As Represented By The Secretary Of The Navy | Method of producing a thin silicon-on-insulator layer |
EP0828296A2 (fr) * | 1996-09-03 | 1998-03-11 | International Business Machines Corporation | Supraconductivité à haute température dans une jonction contrainte Si/SiGe |
WO1999053539A1 (fr) * | 1998-04-10 | 1999-10-21 | Massachusetts Institute Of Technology | Systeme de couche d'arret d'attaque chimique au silicium et au germanium |
US6059895A (en) * | 1997-04-30 | 2000-05-09 | International Business Machines Corporation | Strained Si/SiGe layers on insulator |
-
2001
- 2001-06-20 AU AU2001268577A patent/AU2001268577A1/en not_active Abandoned
- 2001-06-20 EP EP01946546A patent/EP1295319A2/fr not_active Withdrawn
- 2001-06-20 JP JP2002503924A patent/JP2003536273A/ja not_active Withdrawn
- 2001-06-20 WO PCT/US2001/019613 patent/WO2001099169A2/fr active Application Filing
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5013681A (en) * | 1989-09-29 | 1991-05-07 | The United States Of America As Represented By The Secretary Of The Navy | Method of producing a thin silicon-on-insulator layer |
EP0828296A2 (fr) * | 1996-09-03 | 1998-03-11 | International Business Machines Corporation | Supraconductivité à haute température dans une jonction contrainte Si/SiGe |
US6059895A (en) * | 1997-04-30 | 2000-05-09 | International Business Machines Corporation | Strained Si/SiGe layers on insulator |
WO1999053539A1 (fr) * | 1998-04-10 | 1999-10-21 | Massachusetts Institute Of Technology | Systeme de couche d'arret d'attaque chimique au silicium et au germanium |
Non-Patent Citations (3)
Title |
---|
CHANG G K ET AL: "SELECTIVE ETCHING OF SIGE ON SIGE/SI HETEROSTRUCTURES", JOURNAL OF THE ELECTROCHEMICAL SOCIETY, ELECTROCHEMICAL SOCIETY. MANCHESTER, NEW HAMPSHIRE, US, vol. 138, no. 1, 1991, pages 202 - 204, XP000177327, ISSN: 0013-4651 * |
ISMAIL K: "Si/SiGe high-speed field-effect transistors", ELECTRON DEVICES MEETING, 1995., INTERNATIONAL WASHINGTON, DC, USA 10-13 DEC. 1995, NEW YORK, NY, USA,IEEE, US, 10 December 1995 (1995-12-10), pages 509 - 512, XP010161136, ISBN: 0-7803-2700-4 * |
MASZARA W P: "SILICON-ON-INSULATOR BY WAFER BONDING: A REVIEW", JOURNAL OF THE ELECTROCHEMICAL SOCIETY, ELECTROCHEMICAL SOCIETY. MANCHESTER, NEW HAMPSHIRE, US, vol. 138, no. 1, 1991, pages 341 - 347, XP000177334, ISSN: 0013-4651 * |
Also Published As
Publication number | Publication date |
---|---|
WO2001099169A2 (fr) | 2001-12-27 |
EP1295319A2 (fr) | 2003-03-26 |
JP2003536273A (ja) | 2003-12-02 |
AU2001268577A1 (en) | 2002-01-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2001099169A3 (fr) | Systeme de couche d'arret de gravure | |
AU2001288555A1 (en) | Epitaxial template and barrier for the integration of functional thin film heterostructures on silicon | |
TW429593B (en) | Semiconductor device and fabrication method | |
WO2004040619A3 (fr) | Dispositif a semi-conducteurs au silicium a contrainte de tension introduit par un materiau compressif dans une couche d'oxyde enfouie | |
AU2001278749A1 (en) | Low-dielectric silicon nitride film and method of forming the same, semiconductor device and fabrication process thereof | |
TW330341B (en) | Metallic thin film and method of manufacturing the same and surface acoustic wave device using the metallic thin film and the same thereof | |
WO1999026292A3 (fr) | Dispositif semiconducteur sic avec couche isolante et couche refractaire de nitrure metallique | |
EP0684650A3 (fr) | Dispositif semi-conducteur à couche mince avec du SiGe ou structure d'une couche de SiGe et sa méthode de fabrication. | |
AU2001247389A1 (en) | Iii-v nitride substrate boule and method of making and using the same | |
WO2002003474A3 (fr) | Lamine semi-conducteur a nitrure de type n et dispositif a semi-conducteur faisant intervenir ledit lamine | |
EP1184913A4 (fr) | Semi-conducteur au nitrure et procede de fabrication | |
AU1300295A (en) | Buffer structure between silicon carbide and gallium nitride and resulting semiconductor devices | |
WO2004001798A3 (fr) | Dispositif a silicium sur isolant avec film de silicium contraint et procede de fabrication avec remplacement partiel de l'oxyde d'isolement | |
AU2152000A (en) | Fabrication of gallium nitride layers on silicon | |
EP1018770A4 (fr) | Dispositif de semi-conducteur compose, a base de nitrure de gallium | |
EP0658930A3 (fr) | Méthode pour varier l'épaisseur de la surface d'une couche en silicium pour un substrat du type SOI. | |
EP1197992A4 (fr) | Tranche a semi-conducteurs et procede de production correspondant | |
EP1310583A4 (fr) | Plaquette en silicium monocristallin et procede de fabrication | |
TW200601420A (en) | Method of forming strained Si/SiGe on insulator with silicon germanium buffer | |
TW200610001A (en) | Strained Si on multiple materials for bulk or SOI substrates | |
WO2003033404A1 (fr) | Plaque de silicium, procede de fabrication associe et pile solaire | |
TW365068B (en) | Semiconductor device and its manufacturing method | |
EP0720243A3 (fr) | Procédé de fabrication de dispositif à semi-conducteur composé et dispositif optique à semi-conducteur | |
WO2004060792A3 (fr) | Procede pour former des dispositifs a semiconducteurs par epitaxie | |
AU2001285729A1 (en) | Heterostructure with rear-face donor doping |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AL AM AT AU AZ BA BB BG BR BY CA CH CN CU CZ DE DK EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT UA UG UZ VN YU ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
ENP | Entry into the national phase |
Ref country code: JP Ref document number: 2002 503924 Kind code of ref document: A Format of ref document f/p: F |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2001946546 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 2001946546 Country of ref document: EP |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |