WO1993004476A1 - Semiconductor memory device - Google Patents
Semiconductor memory device Download PDFInfo
- Publication number
- WO1993004476A1 WO1993004476A1 PCT/JP1992/001078 JP9201078W WO9304476A1 WO 1993004476 A1 WO1993004476 A1 WO 1993004476A1 JP 9201078 W JP9201078 W JP 9201078W WO 9304476 A1 WO9304476 A1 WO 9304476A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- signal
- control
- reset
- reset release
- control signal
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/18—Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Static Random-Access Memory (AREA)
- Dram (AREA)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/039,161 US5323359A (en) | 1991-08-27 | 1992-08-26 | Semiconductor memory device |
JP50423393A JP3168581B2 (ja) | 1991-08-27 | 1992-08-26 | 半導体記憶装置 |
KR1019930701013A KR100248869B1 (en) | 1991-08-27 | 1993-03-31 | Semiconductor memory device |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3/215234 | 1991-08-27 | ||
JP21523491 | 1991-08-27 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO1993004476A1 true WO1993004476A1 (en) | 1993-03-04 |
Family
ID=16668939
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP1992/001078 WO1993004476A1 (en) | 1991-08-27 | 1992-08-26 | Semiconductor memory device |
Country Status (4)
Country | Link |
---|---|
US (1) | US5323359A (ja) |
JP (1) | JP3168581B2 (ja) |
KR (1) | KR100248869B1 (ja) |
WO (1) | WO1993004476A1 (ja) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0715312A (ja) * | 1993-06-15 | 1995-01-17 | Fujitsu Ltd | 半導体記憶装置 |
EP0845784B1 (en) * | 1996-11-27 | 2003-04-09 | STMicroelectronics S.r.l. | Method and corresponding circuit for generating a syncronization ATD signal |
US5793699A (en) * | 1997-03-04 | 1998-08-11 | Sgs-Thomson Microelectronics S.R.L. | Circuit for the generation and reset of timing signal used for reading a memory device |
US6078965A (en) * | 1997-12-08 | 2000-06-20 | Intel Corporation | Transmission line system for printed circuits |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS578988A (en) * | 1980-06-18 | 1982-01-18 | Toshiba Corp | Semiconductor memory |
JPS62177790A (ja) * | 1986-01-30 | 1987-08-04 | Seiko Epson Corp | 半導体記憶装置 |
JPH01101725A (ja) * | 1987-10-14 | 1989-04-19 | Hitachi Ltd | 入力遷移検出回路 |
JPH02139796A (ja) * | 1988-11-18 | 1990-05-29 | Toshiba Corp | 半導体集積回路 |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6124091A (ja) * | 1984-07-12 | 1986-02-01 | Nec Corp | メモリ回路 |
US5228003A (en) * | 1988-04-15 | 1993-07-13 | Seiko Epson Corporation | Semiconductor memory |
-
1992
- 1992-08-26 WO PCT/JP1992/001078 patent/WO1993004476A1/ja active Application Filing
- 1992-08-26 US US08/039,161 patent/US5323359A/en not_active Expired - Lifetime
- 1992-08-26 JP JP50423393A patent/JP3168581B2/ja not_active Expired - Fee Related
-
1993
- 1993-03-31 KR KR1019930701013A patent/KR100248869B1/ko not_active IP Right Cessation
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS578988A (en) * | 1980-06-18 | 1982-01-18 | Toshiba Corp | Semiconductor memory |
JPS62177790A (ja) * | 1986-01-30 | 1987-08-04 | Seiko Epson Corp | 半導体記憶装置 |
JPH01101725A (ja) * | 1987-10-14 | 1989-04-19 | Hitachi Ltd | 入力遷移検出回路 |
JPH02139796A (ja) * | 1988-11-18 | 1990-05-29 | Toshiba Corp | 半導体集積回路 |
Also Published As
Publication number | Publication date |
---|---|
KR100248869B1 (en) | 2000-03-15 |
US5323359A (en) | 1994-06-21 |
KR930702763A (ko) | 1993-09-09 |
JP3168581B2 (ja) | 2001-05-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0337202A3 (en) | Static random access memory with address transition detector | |
EP0383080A3 (en) | Semiconductor memory device | |
EP0774757A3 (en) | Precharge circuit for a semiconductor memory device | |
EP0328110A3 (en) | Operation mode setting circuit for dram | |
JPS6432489A (en) | Memory device | |
KR900010788A (ko) | 집적회로소자의 출력 궤환 제어회로 | |
TW262557B (en) | Semiconductor memory device | |
EP0773549A3 (en) | Synchronous semiconductor memory having a write execution time dependent upon a cycle time | |
EP0257776A3 (en) | Application specific integrated circuit for cooperation with microprocessor equipment | |
EP0793236A3 (en) | Semiconductor memory device having address transition detection circuit for controlling sense and latch operations | |
WO1993004476A1 (en) | Semiconductor memory device | |
EP0377455A3 (en) | Test mode switching system for lsi | |
EP0690449A3 (en) | Sense amplifier for semiconductor memory device | |
KR950703784A (ko) | 잡음 감소형 고속 메모리 감지 증폭기(high speed memory sense amplifier with noise reduction) | |
EP0961284A3 (en) | Semiconductor memory device and data processing methods thereof | |
KR970029834A (ko) | 어드레스 신호 변화에 대한 안정한 응답특성을 갖는 어드레스 천이 검출회로를 구비한 반도체 기억장치 | |
EP0404013A3 (en) | Semiconductor memory device with an improved write control circuit | |
TW349226B (en) | A test method of high speed memory devices in which limit conditions for the clock signals are defined | |
EP0739014A3 (en) | Semiconductor memory device | |
US6226222B1 (en) | Synchronous semiconductor memory device having a function for controlling sense amplifiers | |
JPH04258885A (ja) | 半導体記憶装置 | |
TW346628B (en) | Semiconductor memory device | |
KR890008823A (ko) | 직렬 메모리 장치 | |
TW328602B (en) | Camera system and semiconductor memory circuit for image thereof | |
KR970706576A (ko) | 비휘발성 순차 메모리 장치의 판독 파이프라인 초기화 방법 및 장치(initializing a read pipeline of a non-volatile sequential memory device) |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): JP KR US |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1019930701013 Country of ref document: KR |