US9153651B2 - Thin film transistor and method for manufacturing the same - Google Patents

Thin film transistor and method for manufacturing the same Download PDF

Info

Publication number
US9153651B2
US9153651B2 US13/757,699 US201313757699A US9153651B2 US 9153651 B2 US9153651 B2 US 9153651B2 US 201313757699 A US201313757699 A US 201313757699A US 9153651 B2 US9153651 B2 US 9153651B2
Authority
US
United States
Prior art keywords
layer
forming
active layer
oxygen
gate electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related, expires
Application number
US13/757,699
Other versions
US20140084283A1 (en
Inventor
Sang Chul Lim
Ji-young Oh
Seongdeok Ahn
Kyoung Ik Cho
Sang Seok Lee
Jae Bon KOO
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Electronics and Telecommunications Research Institute ETRI
Original Assignee
Electronics and Telecommunications Research Institute ETRI
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Electronics and Telecommunications Research Institute ETRI filed Critical Electronics and Telecommunications Research Institute ETRI
Assigned to ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTE reassignment ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTE ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: AHN, SEONGDEOK, CHO, KYOUNG IK, KOO, JAE BON, LEE, SANG SEOK, LIM, SANG CHUL, OH, JI-YOUNG
Publication of US20140084283A1 publication Critical patent/US20140084283A1/en
Application granted granted Critical
Publication of US9153651B2 publication Critical patent/US9153651B2/en
Expired - Fee Related legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/7869—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate
    • H01L29/78693—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate the semiconducting oxide being amorphous
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/26—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, elements provided for in two or more of the groups H01L29/16, H01L29/18, H01L29/20, H01L29/22, H01L29/24, e.g. alloys
    • H01L29/263—Amorphous materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66742—Thin film unipolar transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/324—Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/4908—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET for thin film semiconductor, e.g. gate of TFT
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66969—Multistep manufacturing processes of devices having semiconductor bodies not comprising group 14 or group 13/15 materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
    • H01L29/78618—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/7869—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78696—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel

Definitions

  • the present invention disclosed herein relates to a thin film transistor and a method for manufacturing the same, and more particularly, to a thin film transistor including an oxide semiconductor and a method for manufacturing the same.
  • the display device includes a liquid crystal display device, an organic electro-luminescence display device, a plasma display panel, and a field emission display device.
  • the display devices are widely applied to mobile phones, navigators, monitors, and televisions.
  • the display devices include pixels arranged in matrix forms and thin film transistors for turning on/off the pixels. By the turning on/off operations of the thin film transistors, the pixels are controlled.
  • the thin film transistor includes a gate electrode for receiving a gate signal, a source electrode for receiving data voltage, and a drain electrode for outputting the data voltage.
  • the thin film transistor also includes an active layer for forming a channel. Recently, researches have been actively carried out to improve functions and performance of the thin film transistors.
  • the present invention provides a thin film transistor that stably operates and a method for manufacturing the same.
  • the present invention also provides a thin film transistor with improved reliability and a method for manufacturing the same.
  • Embodiments of the present invention provide methods for manufacturing a thin film transistor, including forming a gate electrode on a substrate, forming an active layer that is adjacent to the gate electrode and includes an oxide semiconductor, forming an oxygen providing layer on the active layer, forming a gate dielectric between the gate electrode and the active layer, forming source and drain electrodes coupled to the active layer, forming a planarizing layer covering the gate electrode and the gate dielectric, forming a hole exposing the active layer, and performing a heat treatment process onto the planarizing layer in an atmosphere of oxygen.
  • the oxygen providing layer may include a metal oxide that emits oxygen at a first temperature.
  • the oxygen providing layer may include AgO.
  • the heat treatment process may be performed at a second temperature higher than the first temperature.
  • oxygen atoms provided by the heat treatment process may be supplied into the active layer through the hole.
  • oxygen atoms in the oxygen providing layer may be supplied into the active layer by the heat treatment process.
  • the hole may pass through the planarizing layer, the gate dielectric, and the oxygen providing layer to expose a part of an upper surface of the active layer.
  • the method may further include forming a buffer layer on the substrate.
  • the forming of the gate dielectric may include forming a first insulating layer between the gate electrode and the active layer, forming a second insulating layer on the first insulating layer, and forming a third insulating layer between the first insulating layer and the second insulating layer, wherein the first and second insulating layers may include inorganic materials and the third insulating layer may include organic materials.
  • thin film transistors include a gate electrode on a substrate, an active layer disposed to be adjacent to the gate electrode and including an oxide semiconductor, an oxygen providing layer on the active layer, a gate dielectric between the gate electrode and the active layer, source and drain electrodes coupled to the active layer, a planarizing layer covering the gate electrode and the gate dielectric, and a hole exposing the active layer.
  • the hole may pass through the planarizing layer, the gate dielectric, and the oxygen providing layer to expose a part of an upper surface of the active layer.
  • the hole may pass through the planarizing layer and the oxygen providing layer to expose a part of an upper surface of the active layer.
  • the oxygen providing layer may include AgO.
  • the gate dielectric may include a first insulating layer between the gate electrode and the active layer, a second insulating layer on the first insulating layer, and a third insulating layer between the first insulating layer and the second insulating layer, wherein the first and second insulating layers may include inorganic materials and the third insulating layer may include organic materials.
  • FIG. 1 is a cross-sectional view illustrating a thin film transistor according to an embodiment of the present invention
  • FIGS. 2 to 4 are cross-sectional views illustrating thin film transistors according to other embodiments of the present invention.
  • FIG. 5 is a flowchart illustrating a method for manufacturing a thin film transistor according to an embodiment of the present invention
  • FIGS. 6 to 12 are cross-sectional views illustrating a method for manufacturing a thin film transistor according to an embodiment of the present invention.
  • FIGS. 13 to 15 are graphs illustrating on/off characteristics of a thin film transistor according to the concept of the present invention.
  • FIG. 1 is a cross-sectional view illustrating a thin film transistor according to an embodiment of the present invention.
  • a thin film transistor TFT 1 may include: a buffer layer 20 on a substrate 10 ; a gate electrode 150 on the buffer layer 20 ; an active layer 50 disposed to be adjacent to the gate electrode 150 ; a gate dielectric 100 between the gate electrode 150 and the active layer 50 ; an oxygen providing layer 60 between the gate dielectric 100 and the active layer 50 ; a source electrode 30 and a drain electrode 40 separated from each other, the active layer 50 being disposed therebetween; a planarizing layer 200 covering the gate electrode 150 and the gate dielectric 100 ; and a hole 250 passing through the planarizing layer 200 , the gate dielectric 100 , and the oxygen providing layer 60 to expose the active layer 50 .
  • the substrate film 10 may be a plastic substrate, a metal substrate, a glass substrate, or a silicon substrate.
  • the plastic substrate may include polyethersulfone (PES), polyethylene terephthalate (PET), polycarbonate (PC), polyimide (PI), polyethylene naphthalate (PEN), and polyacrylate (PAR).
  • the substrate 10 may be a flexible substrate.
  • the buffer layer 20 may be disposed on the substrate 10 .
  • the buffer layer 20 may be provided to prevent metal materials deposited on the substrate from being cracked or exfoliated when heat is applied onto the substrate 10 .
  • the buffer layer 20 may include inorganic materials.
  • the source electrode 30 and the drain electrode 40 may be provided on the buffer layer 20 .
  • the source electrode 30 and the drain electrode 40 may be separated from each other.
  • the source and drain electrodes 30 and 40 may include platinum (Pt), gold (Au), titanium-aluminum alloy (Ti/Al/Ti), molybdenum (Mo), indium tin oxide (ITO), zinc oxide (ZnO), zinc tin oxide (ZTO), and carbon nano tube (CNT).
  • the active layer 50 may be provided on the buffer layer 20 and may be disposed between the source electrode 30 and the drain electrode 40 . A part of the active layer 50 may be extended onto upper surfaces of the source electrode 30 and the drain electrode 40 so that the active layer 50 may at least partially overlap the source and drain electrodes 30 and 40 . When the thin film transistor TFT 1 is operated, the active layer 50 may form a channel between the source electrode 30 and the drain electrode 40 .
  • the active layer 50 may include an oxide semiconductor.
  • the oxide semiconductor may be a ternary or quaternary amorphous oxide semiconductor including oxygen.
  • the active layer 50 may include one of zinc oxide, zinc tin oxide, indium zinc oxide, gallium zinc oxide, and indium gallium zinc oxide.
  • the oxide semiconductor may include an oxygen vacancy. By controlling the concentration of the oxygen vacancy of the oxide semiconductor in the active layer 50 , performance of the thin film transistor TFT 1 may varies.
  • the oxygen providing layer 60 may be provided between the active layer 50 and the gate dielectric 100 .
  • the oxygen providing layer 60 may include a metal oxide.
  • the metal oxide may emit oxygen atoms at a first temperature.
  • the oxygen providing layer 60 may include a silver oxide (AgO).
  • the silver oxide (AgO) may emit oxygen at a temperature of about 100° C. Therefore, when heat, of which temperature is higher than the first temperature, is applied to the thin film transistor TFT 1 by a following heat treatment process, oxygen atoms included in the oxygen providing layer 60 may be emitted from the oxygen providing layer 60 and may be diffused into the active layer 50 .
  • the diffused oxygen atoms may fill the oxygen vacancies of the oxide semiconductor in the active layer 50 . Since the oxygen vacancy concentration in the oxide semiconductor in the active layer 50 is reduced, threshold voltage characteristics of the thin film transistor including the oxide semiconductor are improved, thereby improving device performance.
  • the gate dielectric 100 may be provided between the oxygen providing layer 60 and the gate electrode 150 .
  • the gate dielectric 100 may cover the oxygen providing layer 60 , the active layer 50 , the source drain electrodes 30 and 40 , and the buffer layer 20 .
  • the gate dielectric 100 may include sequentially layered first to third insulating layers 70 , 80 , and 90 .
  • the first insulating layer 70 may contact the oxygen providing layer 60 , the active layer 50 , the source/drain electrodes 30 and 40 , and the buffer layer 20 .
  • the first insulating layer 70 may protect the active layer 50 and parts of the source and drain electrodes 30 and 40 exposed by the active layer 50 .
  • the first insulating layer 70 may be an inorganic layer.
  • the first insulating layer 70 may include Al 2 O 3 .
  • the third insulating layer 90 may be disposed on the first insulating layer 70 and may contact the gate electrode 150 .
  • the third insulating layer 90 may reduce contact resistance of the gate electrode 150 .
  • the third insulating layer 90 may be an inorganic layer.
  • the third insulating layer 90 may include Al 2 O 3 .
  • the second insulating layer 80 may be disposed between the first insulating layer 70 and the third insulating layer 90 .
  • the second insulating layer 80 may substantially insulate the active layer 50 from the gate electrode 150 .
  • the second insulating layer 80 may be an organic layer.
  • the second insulating layer 80 may include SS6908 organic materials (manufacturer: JSR Micro Korea Co., Ltd.).
  • the gate electrode 150 may be disposed on the gate dielectric 100 .
  • the gate electrode 150 may include the same materials as the source and drain electrodes 30 and 40 .
  • the gate electrode 150 may include platinum (Pt), gold (Au), titanium-aluminum alloy (Ti/Al/Ti), molybdenum (Mo), indium tin oxide (ITO), zinc oxide (ZnO), zinc tin oxide (ZTO), and carbon nano tube (CNT).
  • the planarizing layer 200 may be provided on the substrate 10 and cover the gate electrode 150 and the gate dielectric 100 .
  • the planarizing layer 200 may be provided to complement a height difference between the gate electrode 150 and the gate dielectric 100 . Therefore, the upper surface of the planarizing layer 200 may have a constant height.
  • the planarizing layer 200 may be an organic layer.
  • the planarizing layer 200 may include SS6908 organic materials (manufacturer: JSR Micro Korea Co., Ltd.).
  • the hole 250 may pass through the planarizing layer 200 , the gate dielectric 100 , and the oxygen providing layer 60 to expose the active layer 50 .
  • the hole 250 may be used as a transfer path of oxygen atoms when a following heat treatment process is performed onto the thin film transistor TFT 1 .
  • the thin film transistor TFT 1 is referred to as a staggered type in which the gate electrode 150 is disposed on the active layer 50 and a height of an upper surface of the active layer 50 varies.
  • FIGS. 2 to 4 are cross-sectional views illustrating thin film transistors according to other embodiments of the present invention.
  • the same reference numerals are provided for the same elements as the thin film transistor TFT 1 that has been described with reference to FIG. 1 , and for simple description, redundant descriptions may be omitted.
  • a thin film transistor TFT 2 may include: a buffer layer 20 on a substrate 10 ; an active layer 50 on the buffer layer 20 ; a gate electrode 150 disposed to be adjacent to the active layer 50 ; a gate dielectric 100 between the gate electrode 150 and the active layer 50 ; a source electrode 30 and a drain electrode 40 disposed on the active layer 50 and separated from each other; an oxygen providing layer 60 between the source and drain electrodes 30 and 40 and the active layer 50 ; a planarizing layer 200 covering the source and drain electrodes 30 and 40 , the oxygen providing layer 60 , the active layer 50 , and the gate dielectric 100 ; and a hole 250 passing through the planarizing layer 200 and the oxygen providing layer 60 to expose the active layer 50 .
  • the thin film transistor TFT 2 of FIG. 2 is referred to as an inverted staggered type in which the active layer 50 is disposed on the gate electrode 150 and a height of an upper surface of the active layer 50 varies.
  • a thin film transistor TFT 3 may include: a buffer layer 20 on a substrate 10 ; a gate electrode 150 on the buffer layer 20 ; an active layer 50 disposed to be adjacent to the gate electrode 150 ; a gate dielectric 100 between the gate electrode 150 and the active layer 50 ; an oxygen providing layer 60 between the gate dielectric 100 and the active layer 50 ; a source electrode 30 and a drain electrode 40 disposed between the oxygen providing layer 60 and the gate dielectric 100 and separated from each other; a planarizing layer 200 covering the gate electrode 150 and the gate dielectric 100 ; and a hole 250 passing through the planarizing layer 200 , the gate dielectric 100 , and the oxygen providing layer 60 to expose the active layer 50 .
  • the thin film transistor TFT 3 of FIG. 3 is referred to as a coplanar type in which the gate electrode 150 is disposed on the active layer 50 and a height of an upper surface of the active layer 50 is uniform.
  • a thin film transistor TFT 4 may include: a buffer layer 20 on a substrate 10 ; an active layer 50 on the buffer layer 20 ; a gate electrode 150 disposed to be adjacent to the active layer 50 ; a gate dielectric 100 between the gate electrode 150 and the active layer 50 ; a source electrode 30 and a drain electrode 40 disposed on the gate dielectric 100 and separated from each other, the active layer 50 being disposed therebetween; an oxygen providing layer 60 on the active layer 50 ; a planarizing layer 200 covering the oxygen providing layer 60 , the active layer 50 , the source and drain electrodes 30 and 40 , and the gate dielectric 100 ; and a hole 250 passing through the planarizing layer 200 and the oxygen providing layer 60 to expose the active layer 50 .
  • the thin film transistor TFT 4 of FIG. 4 is referred to as an inverted coplanar type in which the active layer 50 is disposed on the gate electrode 150 and a height of an upper surface of the active layer 50 is uniform.
  • FIG. 5 is a flowchart illustrating a method for manufacturing a thin film transistor according to an embodiment of the present invention.
  • FIGS. 6 to 12 are cross-sectional views illustrating a method for manufacturing a thin film transistor according to an embodiment of the present invention.
  • a source electrode 30 and a drain electrode 40 are formed on a substrate 10 in operation S 10 .
  • the substrate 10 may be one of a plastic substrate, a metal foil substrate, a glass substrate, and a silicon substrate.
  • a buffer layer 20 may be formed on the substrate 10 .
  • the buffer layer 20 may include inorganic materials.
  • the buffer layer 20 may be formed on the substrate 10 by performing an atomic layer deposition process.
  • a temperature for the process may be about 150° C., and the buffer layer 20 may be deposited to a thickness of about 300 ⁇ .
  • a first conductive layer may be formed on the buffer layer 20 by performing a metallization process.
  • the first conductive layer may be formed on the buffer layer 20 by using an electron-beam evaporator or a thermal evaporator. By patterning the first conductive layer, the source electrode 30 and the drain electrode 40 separated from each other may be formed on the substrate 10 .
  • an active layer 50 and an oxygen providing layer 60 are formed on the substrate 10 in operation S 20 .
  • an oxide semiconductor layer may be formed on the substrate 10 .
  • the oxide semiconductor layer may be, for instance, an indium gallium zinc oxide (IGZO) or zinc oxide.
  • IGZO indium gallium zinc oxide
  • a composition ratio of indium:gallium:zinc of the IGZO may be 2:2:1, 2:1:2, or 2:1:1.
  • the oxide semiconductor layer may be formed to, for instance, a thickness of several hundred angstroms.
  • a metal oxide layer may be formed on the oxide semiconductor layer.
  • the metal oxide layer may be, for instance, include AgO and may be formed to a thickness of about 300 ⁇ .
  • the oxygen providing layer 60 and the active layer 50 may be formed.
  • the source and drain electrodes 30 and 40 may be partially exposed.
  • a protective layer may be further formed on the oxygen providing layer 60 according to another embodiment of the present invention.
  • an inorganic layer may be formed on the metal oxide layer by performing an atomic layer deposition process onto the substrate 10 .
  • the inorganic layer may be, for instance, Al 2 O 3 .
  • the protective layer, the oxygen providing layer 60 , and the active layer 50 may be formed.
  • a gate dielectric 100 is formed on the oxygen providing layer 60 in operation S 30 .
  • a first insulating layer 70 may be formed.
  • a second insulating layer 80 may be formed.
  • a third insulating layer 90 may be formed.
  • the first and third insulating layers 70 and 90 may include inorganic materials and may be formed to the same thickness.
  • the first and third insulating layers 70 and 90 may include Al 2 O 3 .
  • the second insulating layer 80 may include organic materials and may be formed to a thickness of about 3000 ⁇ or less. In this manner, a gate dielectric 100 in which the first to third insulating layers 70 , 80 , and 90 are sequentially stacked may be formed. The gate dielectric 100 may cover the oxygen providing layer 60 , the active layer 50 , the source and drain electrodes 30 and 40 , and the buffer layer 20 .
  • a gate electrode 150 is formed on the gate dielectric 100 in operation S 40 .
  • a second conductive layer may be formed.
  • the second conductive layer may be formed on the gate dielectric 100 by using an electron-beam evaporator or a thermal evaporator.
  • the second conductive layer may include the same materials as the first conductive layer.
  • the gate electrode 150 may be formed.
  • a planarizing layer 200 and a hole 250 are formed on the substrate 10 in operation S 50 .
  • the planarizing layer 200 may be formed.
  • the planarizing layer 200 may include photoreactive organic materials.
  • a hole 250 passing through the planarizing layer 200 , the gate dielectric 100 , and the oxygen providing layer 60 may be formed.
  • the hole 250 may partially expose an upper surface of the active layer 50 .
  • a heat treatment process is performed onto the thin film transistor TFT 1 manufactured according to the method that has been described with reference to FIGS. 5 to 10 .
  • the heat treatment process may be performed at a second temperature higher than the first temperature.
  • the thin film transistor TFT 1 is provided into an electric furnace 500 .
  • the electric furnace 500 may be vacuous.
  • Oxygen gas (O2) of about 100 sccm (standard cubic centimeter per minute) to about 200 sccm may be supplied into the electric furnace 500 .
  • the oxygen gas may have high purity of about 4 N (nine) to about 5 N.
  • the first temperature may be about 100° C.
  • the heat treatment process may be performed at the second temperature of about 150° C. to about 220° C.
  • the heat treatment process may be performed for about 1 hour to about 5 hours.
  • the electric furnace 500 may be initially maintained at a pressure of about 1.0 ⁇ 10 ⁇ 3 Torr, and may be maintained at a pressure lower than the above-mentioned pressure.
  • the oxygen atoms supplied into the electric furnace 500 may move through the hole 250 so as to be supplied into the active layer 50 .
  • the oxide semiconductor in the active layer 50 may have oxygen vacancies. Due to a concentration difference between the oxygen atoms supplied into the electric furnace 500 and the oxygen atoms included in the active layer 50 and due to an increase in kinetic energy of the oxygen atoms caused by the heat treatment process, the oxygen atoms in the electric furnace 500 may be diffused into the active layer 50 via the hole 250 . The diffused oxygen atoms may fill the oxygen vacancies of the oxide semiconductor.
  • FIG. 12 is a cross-sectional view magnifying the active layer 50 and the oxygen providing layer 60 during the heat treatment process of FIG. 11 .
  • the oxygen providing layer 60 may include a metal oxide that emits oxygen at the first temperature. Therefore, as illustrated in FIG. 12 , when heat of the second temperature which is higher than the first temperature is applied to the thin film transistor TFT 1 by the heat treatment process, the oxygen atoms in the oxygen providing layer 60 may be emitted so as to be diffused into the active layer 50 . The diffused oxygen atoms may fill the oxygen vacancies of the oxide semiconductor.
  • the oxygen vacancy concentration in the oxide semiconductor in the active layer 50 may be reduced. Since the oxygen vacancy concentration in the oxide semiconductor in the active layer 50 is reduced, the threshold voltage characteristics of the thin film transistor TFT 1 may be improved.
  • FIGS. 13 to 15 are graphs illustrating on/off characteristics of a thin film transistor according to the concept of the present invention.
  • Ids represents a current flowing through drain and source electrodes
  • Vg represents a voltage of a gate electrode
  • Ig represents a leakage current of the gate electrode.
  • graph (1) indicates a comparative example for illustrating the on/off characteristics of the thin film transistor TFT 1 before the heat treatment process is performed thereto
  • graph (2) indicates an experimental example for illustrating the on/off characteristics of the thin film transistor TFT 1 after the heat treatment process is performed thereto
  • Graph (3) indicates a value of a leakage current of the gate electrode according to the experimental example of graph (2).
  • a threshold voltage Vth of the thin film transistor may have a negative value smaller than 0 V (graph (1) of FIGS. 13 and 14 ).
  • the threshold voltage Vth of the thin film transistor may be 0 V or may have a positive value greater than 0 V (graph (2) of FIGS. 13 and 14 ). Further, in the case of the experimental example, it may be confirmed that the leakage current of the gate electrode is stabilized (graph (3) of FIG. 14 ). It may be confirmed that, since the threshold voltage Vth of the thin film transistor is changed from a negative value to a positive value, the oxygen vacancy concentration in the oxide semiconductor in the active layer 50 is reduced. Since the threshold voltage of the thin film transistor TFT 1 is changed from a negative value to a positive value, the thin film transistor TFT 1 may be stably operated, and reliability of the thin film transistor TFT 1 may be improved.
  • FIG. 15 which illustrates experimental examples for illustrating the on/off characteristics of the thin film transistor TFT 1 after the heat treatment process is performed thereto according to the concept of the present invention, it may be confirmed that the thin film transistors TFT 1 according to the concept of the present invention are stably operated.
  • the oxygen atoms in the electric furnace 500 may be efficiently supplied into the active layer 50 by the hole 250 connected to the active layer 50 . Further, since the oxygen providing layer 60 is provided on the active layer 50 , the oxygen atoms in the oxygen providing layer 60 may be supplied into the active layer 50 during the heat treatment process. Accordingly, the oxygen atoms are efficiently supplied into the active layer 50 , thereby remarkably reducing the oxygen vacancy concentration in the oxide semiconductor in the active layer 50 . Since the oxygen vacancy concentration in the active layer 50 is reduced, the thin film transistor TFT 1 may be stably operated and reliability thereof may be improved.
  • a thin film transistor which can be stably operated and has improved reliability and a method for manufacturing the same can be provided.

Abstract

Provided are a thin film transistor and a method for manufacturing the same. The thin film transistor manufacturing method includes forming a gate electrode on a substrate, forming an active layer that is adjacent to the gate electrode and includes an oxide semiconductor, forming an oxygen providing layer on the active layer, forming a gate dielectric between the gate electrode and the active layer, forming source and drain electrodes coupled to the active layer, forming a planarizing layer covering the gate electrode and the gate dielectric, forming a hole exposing the active layer, and performing a heat treatment process onto the planarizing layer in an atmosphere of oxygen.

Description

CROSS-REFERENCE TO RELATED APPLICATIONS
This U.S. non-provisional patent application claims priority under 35 U.S.C. §119 of Korean Patent Application No. 10-2012-0105889, filed on Sep. 24, 2012, the entire contents of which are hereby incorporated by reference.
BACKGROUND OF THE INVENTION
The present invention disclosed herein relates to a thin film transistor and a method for manufacturing the same, and more particularly, to a thin film transistor including an oxide semiconductor and a method for manufacturing the same.
As the information society advances, a display device for displaying information is more actively developed. The display device includes a liquid crystal display device, an organic electro-luminescence display device, a plasma display panel, and a field emission display device.
These display devices are widely applied to mobile phones, navigators, monitors, and televisions. The display devices include pixels arranged in matrix forms and thin film transistors for turning on/off the pixels. By the turning on/off operations of the thin film transistors, the pixels are controlled.
The thin film transistor includes a gate electrode for receiving a gate signal, a source electrode for receiving data voltage, and a drain electrode for outputting the data voltage. The thin film transistor also includes an active layer for forming a channel. Recently, researches have been actively carried out to improve functions and performance of the thin film transistors.
SUMMARY OF THE INVENTION
The present invention provides a thin film transistor that stably operates and a method for manufacturing the same.
The present invention also provides a thin film transistor with improved reliability and a method for manufacturing the same.
Embodiments of the present invention provide methods for manufacturing a thin film transistor, including forming a gate electrode on a substrate, forming an active layer that is adjacent to the gate electrode and includes an oxide semiconductor, forming an oxygen providing layer on the active layer, forming a gate dielectric between the gate electrode and the active layer, forming source and drain electrodes coupled to the active layer, forming a planarizing layer covering the gate electrode and the gate dielectric, forming a hole exposing the active layer, and performing a heat treatment process onto the planarizing layer in an atmosphere of oxygen.
In some embodiments, the oxygen providing layer may include a metal oxide that emits oxygen at a first temperature.
In other embodiments, the oxygen providing layer may include AgO.
In still other embodiments, the heat treatment process may be performed at a second temperature higher than the first temperature.
In even other embodiments, oxygen atoms provided by the heat treatment process may be supplied into the active layer through the hole.
In yet other embodiments, oxygen atoms in the oxygen providing layer may be supplied into the active layer by the heat treatment process.
In further embodiments, the hole may pass through the planarizing layer, the gate dielectric, and the oxygen providing layer to expose a part of an upper surface of the active layer.
In still further embodiments, the method may further include forming a buffer layer on the substrate.
In even further embodiments, the forming of the gate dielectric may include forming a first insulating layer between the gate electrode and the active layer, forming a second insulating layer on the first insulating layer, and forming a third insulating layer between the first insulating layer and the second insulating layer, wherein the first and second insulating layers may include inorganic materials and the third insulating layer may include organic materials.
In other embodiments of the present invention, thin film transistors include a gate electrode on a substrate, an active layer disposed to be adjacent to the gate electrode and including an oxide semiconductor, an oxygen providing layer on the active layer, a gate dielectric between the gate electrode and the active layer, source and drain electrodes coupled to the active layer, a planarizing layer covering the gate electrode and the gate dielectric, and a hole exposing the active layer.
In some embodiments, the hole may pass through the planarizing layer, the gate dielectric, and the oxygen providing layer to expose a part of an upper surface of the active layer.
In other embodiments, the hole may pass through the planarizing layer and the oxygen providing layer to expose a part of an upper surface of the active layer.
In still other embodiments, the oxygen providing layer may include AgO.
In even other embodiments, the gate dielectric may include a first insulating layer between the gate electrode and the active layer, a second insulating layer on the first insulating layer, and a third insulating layer between the first insulating layer and the second insulating layer, wherein the first and second insulating layers may include inorganic materials and the third insulating layer may include organic materials.
BRIEF DESCRIPTION OF THE DRAWINGS
The accompanying drawings are included to provide a further understanding of the present invention, and are incorporated in and constitute a part of this specification. The drawings illustrate exemplary embodiments of the present invention and, together with the description, serve to explain principles of the present invention. In the drawings:
FIG. 1 is a cross-sectional view illustrating a thin film transistor according to an embodiment of the present invention;
FIGS. 2 to 4 are cross-sectional views illustrating thin film transistors according to other embodiments of the present invention;
FIG. 5 is a flowchart illustrating a method for manufacturing a thin film transistor according to an embodiment of the present invention;
FIGS. 6 to 12 are cross-sectional views illustrating a method for manufacturing a thin film transistor according to an embodiment of the present invention; and
FIGS. 13 to 15 are graphs illustrating on/off characteristics of a thin film transistor according to the concept of the present invention.
 DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS
Preferred embodiments of the present invention will be described below in more detail with reference to the accompanying drawings. The present invention may, however, be embodied in different forms and should not be constructed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the present invention to those skilled in the art.
Hereinafter, it will be described about an exemplary embodiment of the present invention in conjunction with the accompanying drawings.
FIG. 1 is a cross-sectional view illustrating a thin film transistor according to an embodiment of the present invention.
Referring to FIG. 1, a thin film transistor TFT1 according to an embodiment of the present invention may include: a buffer layer 20 on a substrate 10; a gate electrode 150 on the buffer layer 20; an active layer 50 disposed to be adjacent to the gate electrode 150; a gate dielectric 100 between the gate electrode 150 and the active layer 50; an oxygen providing layer 60 between the gate dielectric 100 and the active layer 50; a source electrode 30 and a drain electrode 40 separated from each other, the active layer 50 being disposed therebetween; a planarizing layer 200 covering the gate electrode 150 and the gate dielectric 100; and a hole 250 passing through the planarizing layer 200, the gate dielectric 100, and the oxygen providing layer 60 to expose the active layer 50.
The substrate film 10 may be a plastic substrate, a metal substrate, a glass substrate, or a silicon substrate. For instance, the plastic substrate may include polyethersulfone (PES), polyethylene terephthalate (PET), polycarbonate (PC), polyimide (PI), polyethylene naphthalate (PEN), and polyacrylate (PAR). The substrate 10 may be a flexible substrate.
The buffer layer 20 may be disposed on the substrate 10. The buffer layer 20 may be provided to prevent metal materials deposited on the substrate from being cracked or exfoliated when heat is applied onto the substrate 10. For instance, the buffer layer 20 may include inorganic materials.
The source electrode 30 and the drain electrode 40 may be provided on the buffer layer 20. The source electrode 30 and the drain electrode 40 may be separated from each other. The source and drain electrodes 30 and 40 may include platinum (Pt), gold (Au), titanium-aluminum alloy (Ti/Al/Ti), molybdenum (Mo), indium tin oxide (ITO), zinc oxide (ZnO), zinc tin oxide (ZTO), and carbon nano tube (CNT).
The active layer 50 may be provided on the buffer layer 20 and may be disposed between the source electrode 30 and the drain electrode 40. A part of the active layer 50 may be extended onto upper surfaces of the source electrode 30 and the drain electrode 40 so that the active layer 50 may at least partially overlap the source and drain electrodes 30 and 40. When the thin film transistor TFT1 is operated, the active layer 50 may form a channel between the source electrode 30 and the drain electrode 40. The active layer 50 may include an oxide semiconductor. The oxide semiconductor may be a ternary or quaternary amorphous oxide semiconductor including oxygen. For instance, the active layer 50 may include one of zinc oxide, zinc tin oxide, indium zinc oxide, gallium zinc oxide, and indium gallium zinc oxide. In general, the oxide semiconductor may include an oxygen vacancy. By controlling the concentration of the oxygen vacancy of the oxide semiconductor in the active layer 50, performance of the thin film transistor TFT1 may varies.
The oxygen providing layer 60 may be provided between the active layer 50 and the gate dielectric 100. The oxygen providing layer 60 may include a metal oxide. The metal oxide may emit oxygen atoms at a first temperature. For instance, the oxygen providing layer 60 may include a silver oxide (AgO). The silver oxide (AgO) may emit oxygen at a temperature of about 100° C. Therefore, when heat, of which temperature is higher than the first temperature, is applied to the thin film transistor TFT1 by a following heat treatment process, oxygen atoms included in the oxygen providing layer 60 may be emitted from the oxygen providing layer 60 and may be diffused into the active layer 50. The diffused oxygen atoms may fill the oxygen vacancies of the oxide semiconductor in the active layer 50. Since the oxygen vacancy concentration in the oxide semiconductor in the active layer 50 is reduced, threshold voltage characteristics of the thin film transistor including the oxide semiconductor are improved, thereby improving device performance.
The gate dielectric 100 may be provided between the oxygen providing layer 60 and the gate electrode 150. The gate dielectric 100 may cover the oxygen providing layer 60, the active layer 50, the source drain electrodes 30 and 40, and the buffer layer 20. The gate dielectric 100 may include sequentially layered first to third insulating layers 70, 80, and 90.
The first insulating layer 70 may contact the oxygen providing layer 60, the active layer 50, the source/ drain electrodes 30 and 40, and the buffer layer 20. The first insulating layer 70 may protect the active layer 50 and parts of the source and drain electrodes 30 and 40 exposed by the active layer 50. The first insulating layer 70 may be an inorganic layer. For instance, the first insulating layer 70 may include Al2O3. The third insulating layer 90 may be disposed on the first insulating layer 70 and may contact the gate electrode 150. The third insulating layer 90 may reduce contact resistance of the gate electrode 150. The third insulating layer 90 may be an inorganic layer. For instance, the third insulating layer 90 may include Al2O3. The second insulating layer 80 may be disposed between the first insulating layer 70 and the third insulating layer 90. The second insulating layer 80 may substantially insulate the active layer 50 from the gate electrode 150. The second insulating layer 80 may be an organic layer. For instance, the second insulating layer 80 may include SS6908 organic materials (manufacturer: JSR Micro Korea Co., Ltd.).
The gate electrode 150 may be disposed on the gate dielectric 100. The gate electrode 150 may include the same materials as the source and drain electrodes 30 and 40. For instance, the gate electrode 150 may include platinum (Pt), gold (Au), titanium-aluminum alloy (Ti/Al/Ti), molybdenum (Mo), indium tin oxide (ITO), zinc oxide (ZnO), zinc tin oxide (ZTO), and carbon nano tube (CNT).
The planarizing layer 200 may be provided on the substrate 10 and cover the gate electrode 150 and the gate dielectric 100. The planarizing layer 200 may be provided to complement a height difference between the gate electrode 150 and the gate dielectric 100. Therefore, the upper surface of the planarizing layer 200 may have a constant height. The planarizing layer 200 may be an organic layer. For instance, the planarizing layer 200 may include SS6908 organic materials (manufacturer: JSR Micro Korea Co., Ltd.).
The hole 250 may pass through the planarizing layer 200, the gate dielectric 100, and the oxygen providing layer 60 to expose the active layer 50. The hole 250 may be used as a transfer path of oxygen atoms when a following heat treatment process is performed onto the thin film transistor TFT1.
The thin film transistor TFT1 is referred to as a staggered type in which the gate electrode 150 is disposed on the active layer 50 and a height of an upper surface of the active layer 50 varies.
FIGS. 2 to 4 are cross-sectional views illustrating thin film transistors according to other embodiments of the present invention. The same reference numerals are provided for the same elements as the thin film transistor TFT1 that has been described with reference to FIG. 1, and for simple description, redundant descriptions may be omitted.
Referring to FIG. 2, a thin film transistor TFT2 according to another embodiment of the present invention may include: a buffer layer 20 on a substrate 10; an active layer 50 on the buffer layer 20; a gate electrode 150 disposed to be adjacent to the active layer 50; a gate dielectric 100 between the gate electrode 150 and the active layer 50; a source electrode 30 and a drain electrode 40 disposed on the active layer 50 and separated from each other; an oxygen providing layer 60 between the source and drain electrodes 30 and 40 and the active layer 50; a planarizing layer 200 covering the source and drain electrodes 30 and 40, the oxygen providing layer 60, the active layer 50, and the gate dielectric 100; and a hole 250 passing through the planarizing layer 200 and the oxygen providing layer 60 to expose the active layer 50. The thin film transistor TFT2 of FIG. 2 is referred to as an inverted staggered type in which the active layer 50 is disposed on the gate electrode 150 and a height of an upper surface of the active layer 50 varies.
Referring to FIG. 3, a thin film transistor TFT3 according to another embodiment of the present invention may include: a buffer layer 20 on a substrate 10; a gate electrode 150 on the buffer layer 20; an active layer 50 disposed to be adjacent to the gate electrode 150; a gate dielectric 100 between the gate electrode 150 and the active layer 50; an oxygen providing layer 60 between the gate dielectric 100 and the active layer 50; a source electrode 30 and a drain electrode 40 disposed between the oxygen providing layer 60 and the gate dielectric 100 and separated from each other; a planarizing layer 200 covering the gate electrode 150 and the gate dielectric 100; and a hole 250 passing through the planarizing layer 200, the gate dielectric 100, and the oxygen providing layer 60 to expose the active layer 50. The thin film transistor TFT3 of FIG. 3 is referred to as a coplanar type in which the gate electrode 150 is disposed on the active layer 50 and a height of an upper surface of the active layer 50 is uniform.
Referring to FIG. 4, a thin film transistor TFT4 according to another embodiment of the present invention may include: a buffer layer 20 on a substrate 10; an active layer 50 on the buffer layer 20; a gate electrode 150 disposed to be adjacent to the active layer 50; a gate dielectric 100 between the gate electrode 150 and the active layer 50; a source electrode 30 and a drain electrode 40 disposed on the gate dielectric 100 and separated from each other, the active layer 50 being disposed therebetween; an oxygen providing layer 60 on the active layer 50; a planarizing layer 200 covering the oxygen providing layer 60, the active layer 50, the source and drain electrodes 30 and 40, and the gate dielectric 100; and a hole 250 passing through the planarizing layer 200 and the oxygen providing layer 60 to expose the active layer 50. The thin film transistor TFT4 of FIG. 4 is referred to as an inverted coplanar type in which the active layer 50 is disposed on the gate electrode 150 and a height of an upper surface of the active layer 50 is uniform.
FIG. 5 is a flowchart illustrating a method for manufacturing a thin film transistor according to an embodiment of the present invention. FIGS. 6 to 12 are cross-sectional views illustrating a method for manufacturing a thin film transistor according to an embodiment of the present invention.
Referring to FIGS. 5 and 6, a source electrode 30 and a drain electrode 40 are formed on a substrate 10 in operation S10. The substrate 10 may be one of a plastic substrate, a metal foil substrate, a glass substrate, and a silicon substrate. A buffer layer 20 may be formed on the substrate 10. The buffer layer 20 may include inorganic materials. The buffer layer 20 may be formed on the substrate 10 by performing an atomic layer deposition process. A temperature for the process may be about 150° C., and the buffer layer 20 may be deposited to a thickness of about 300 Å. A first conductive layer may be formed on the buffer layer 20 by performing a metallization process. Or, the first conductive layer may be formed on the buffer layer 20 by using an electron-beam evaporator or a thermal evaporator. By patterning the first conductive layer, the source electrode 30 and the drain electrode 40 separated from each other may be formed on the substrate 10.
Referring to FIGS. 5 and 7, an active layer 50 and an oxygen providing layer 60 are formed on the substrate 10 in operation S20. By performing a sputtering process according to a vacuum evaporation method, an oxide semiconductor layer may be formed on the substrate 10. The oxide semiconductor layer may be, for instance, an indium gallium zinc oxide (IGZO) or zinc oxide. For instance, a composition ratio of indium:gallium:zinc of the IGZO may be 2:2:1, 2:1:2, or 2:1:1. The oxide semiconductor layer may be formed to, for instance, a thickness of several hundred angstroms. Thereafter, by performing a sputtering process onto the substrate 10, a metal oxide layer may be formed on the oxide semiconductor layer. The metal oxide layer may be, for instance, include AgO and may be formed to a thickness of about 300 Å. By simultaneously patterning the metal oxide layer and the oxide semiconductor layer, the oxygen providing layer 60 and the active layer 50 may be formed. By the patterning process, the source and drain electrodes 30 and 40 may be partially exposed. Although not illustrated in the drawings, a protective layer may be further formed on the oxygen providing layer 60 according to another embodiment of the present invention. As described above, after the oxide semiconductor layer and the metal oxide layer are formed on the substrate 10, an inorganic layer may be formed on the metal oxide layer by performing an atomic layer deposition process onto the substrate 10. The inorganic layer may be, for instance, Al2O3. Thereafter, by simultaneously patterning the inorganic layer, the metal oxide layer, and the oxide semiconductor layer, the protective layer, the oxygen providing layer 60, and the active layer 50 may be formed.
Referring to FIGS. 5 and 8, a gate dielectric 100 is formed on the oxygen providing layer 60 in operation S30. Firstly, by performing an atomic layer deposition process onto the oxygen providing layer 60, a first insulating layer 70 may be formed. By performing a spin coating process onto the first insulating layer 70 and performing an annealing process in a hot plate or vacuum oven, a second insulating layer 80 may be formed. Thereafter, by performing an atomic layer deposition process onto the second insulating layer 80, a third insulating layer 90 may be formed. The first and third insulating layers 70 and 90 may include inorganic materials and may be formed to the same thickness. For instance, the first and third insulating layers 70 and 90 may include Al2O3. The second insulating layer 80 may include organic materials and may be formed to a thickness of about 3000 Å or less. In this manner, a gate dielectric 100 in which the first to third insulating layers 70, 80, and 90 are sequentially stacked may be formed. The gate dielectric 100 may cover the oxygen providing layer 60, the active layer 50, the source and drain electrodes 30 and 40, and the buffer layer 20.
Referring to FIGS. 5 and 9, a gate electrode 150 is formed on the gate dielectric 100 in operation S40. By performing a metallization process onto the gate dielectric 100, a second conductive layer may be formed. Or, the second conductive layer may be formed on the gate dielectric 100 by using an electron-beam evaporator or a thermal evaporator. The second conductive layer may include the same materials as the first conductive layer. By patterning the second conductive layer, the gate electrode 150 may be formed.
Referring to FIGS. 5 and 10, a planarizing layer 200 and a hole 250 are formed on the substrate 10 in operation S50. By performing a spin coating process onto the gate electrode 150 and the gate dielectric 100, the planarizing layer 200 may be formed. The planarizing layer 200 may include photoreactive organic materials. Thereafter, by performing a patterning process onto the planarizing layer 200, a hole 250 passing through the planarizing layer 200, the gate dielectric 100, and the oxygen providing layer 60 may be formed. The hole 250 may partially expose an upper surface of the active layer 50.
Referring to FIGS. 5, 11, and 12, in operation S60, a heat treatment process is performed onto the thin film transistor TFT1 manufactured according to the method that has been described with reference to FIGS. 5 to 10. The heat treatment process may be performed at a second temperature higher than the first temperature. For instance, firstly, after the thin film transistor TFT1 is formed by using the method described with reference to FIGS. 5 to 10, the thin film transistor TFT1 is provided into an electric furnace 500. The electric furnace 500 may be vacuous. Oxygen gas (O2) of about 100 sccm (standard cubic centimeter per minute) to about 200 sccm may be supplied into the electric furnace 500. The oxygen gas may have high purity of about 4 N (nine) to about 5 N. When the oxygen providing layer 60 includes AgO, the first temperature may be about 100° C., and the heat treatment process may be performed at the second temperature of about 150° C. to about 220° C. The heat treatment process may be performed for about 1 hour to about 5 hours. The electric furnace 500 may be initially maintained at a pressure of about 1.0×10−3 Torr, and may be maintained at a pressure lower than the above-mentioned pressure.
During the heat treatment process, the oxygen atoms supplied into the electric furnace 500 may move through the hole 250 so as to be supplied into the active layer 50. In detail, the oxide semiconductor in the active layer 50 may have oxygen vacancies. Due to a concentration difference between the oxygen atoms supplied into the electric furnace 500 and the oxygen atoms included in the active layer 50 and due to an increase in kinetic energy of the oxygen atoms caused by the heat treatment process, the oxygen atoms in the electric furnace 500 may be diffused into the active layer 50 via the hole 250. The diffused oxygen atoms may fill the oxygen vacancies of the oxide semiconductor. FIG. 12 is a cross-sectional view magnifying the active layer 50 and the oxygen providing layer 60 during the heat treatment process of FIG. 11. The oxygen providing layer 60 may include a metal oxide that emits oxygen at the first temperature. Therefore, as illustrated in FIG. 12, when heat of the second temperature which is higher than the first temperature is applied to the thin film transistor TFT1 by the heat treatment process, the oxygen atoms in the oxygen providing layer 60 may be emitted so as to be diffused into the active layer 50. The diffused oxygen atoms may fill the oxygen vacancies of the oxide semiconductor.
During the heat treatment process, since the oxygen atoms supplied into the electric furnace 500 and the oxygen atoms in the oxygen providing layer 60 fill the oxygen vacancies of the oxide semiconductor in the active layer 50, the oxygen vacancy concentration in the oxide semiconductor in the active layer 50 may be reduced. Since the oxygen vacancy concentration in the oxide semiconductor in the active layer 50 is reduced, the threshold voltage characteristics of the thin film transistor TFT1 may be improved.
FIGS. 13 to 15 are graphs illustrating on/off characteristics of a thin film transistor according to the concept of the present invention. In FIGS. 13 to 15, Ids represents a current flowing through drain and source electrodes, Vg represents a voltage of a gate electrode, and Ig represents a leakage current of the gate electrode.
Referring to FIGS. 13 and 14, graph (1) indicates a comparative example for illustrating the on/off characteristics of the thin film transistor TFT1 before the heat treatment process is performed thereto, and graph (2) indicates an experimental example for illustrating the on/off characteristics of the thin film transistor TFT1 after the heat treatment process is performed thereto. Graph (3) indicates a value of a leakage current of the gate electrode according to the experimental example of graph (2). Before performing the heat treatment process, a threshold voltage Vth of the thin film transistor may have a negative value smaller than 0 V (graph (1) of FIGS. 13 and 14). However, after performing the heat treatment process according to the concept of the present invention, the threshold voltage Vth of the thin film transistor may be 0 V or may have a positive value greater than 0 V (graph (2) of FIGS. 13 and 14). Further, in the case of the experimental example, it may be confirmed that the leakage current of the gate electrode is stabilized (graph (3) of FIG. 14). It may be confirmed that, since the threshold voltage Vth of the thin film transistor is changed from a negative value to a positive value, the oxygen vacancy concentration in the oxide semiconductor in the active layer 50 is reduced. Since the threshold voltage of the thin film transistor TFT1 is changed from a negative value to a positive value, the thin film transistor TFT1 may be stably operated, and reliability of the thin film transistor TFT1 may be improved.
Referring to FIG. 15, which illustrates experimental examples for illustrating the on/off characteristics of the thin film transistor TFT1 after the heat treatment process is performed thereto according to the concept of the present invention, it may be confirmed that the thin film transistors TFT1 according to the concept of the present invention are stably operated.
According to the concept of the present invention, the oxygen atoms in the electric furnace 500 may be efficiently supplied into the active layer 50 by the hole 250 connected to the active layer 50. Further, since the oxygen providing layer 60 is provided on the active layer 50, the oxygen atoms in the oxygen providing layer 60 may be supplied into the active layer 50 during the heat treatment process. Accordingly, the oxygen atoms are efficiently supplied into the active layer 50, thereby remarkably reducing the oxygen vacancy concentration in the oxide semiconductor in the active layer 50. Since the oxygen vacancy concentration in the active layer 50 is reduced, the thin film transistor TFT1 may be stably operated and reliability thereof may be improved.
According to the embodiments of the present invention, a thin film transistor which can be stably operated and has improved reliability and a method for manufacturing the same can be provided.
The above-disclosed subject matter is to be considered illustrative, and not restrictive, and the appended claims are intended to cover all such modifications, enhancements, and other embodiments, which fall within the true spirit and scope of the present invention. Thus, to the maximum extent allowed by law, the scope of the present invention is to be determined by the broadest permissible interpretation of the following claims and their equivalents, and shall not be restricted or limited by the foregoing detailed description.

Claims (13)

What is claimed is:
1. A method for manufacturing a thin film transistor, comprising:
forming a gate electrode on a substrate;
forming an active layer that is adjacent to the gate electrode and comprises an oxide semiconductor;
forming an oxygen providing layer on the active layer;
forming a gate dielectric between the gate electrode and the active layer;
forming source and drain electrodes coupled to the active layer;
forming a planarizing layer covering the gate electrode and the gate dielectric;
forming a hole in the planarizing layer exposing the active layer; and
performing a heat treatment process onto the planarizing layer in an atmosphere of oxygen, thereby providing oxygen atoms of the atmosphere of oxygen to the active layer though the hole.
2. The method of claim 1, wherein the oxygen providing layer comprises a metal oxide that emits oxygen at a first temperature.
3. The method of claim 2, wherein the oxygen providing layer comprises AgO.
4. The method of claim 2, wherein the heat treatment process is performed at a second temperature higher than the first temperature.
5. The method of claim 1, wherein oxygen atoms in the oxygen providing layer are supplied into the active layer by the heat treatment process.
6. The method of claim 1, wherein the hole in the planarizing layer passes through the gate dielectric and the oxygen providing layer to expose a part of an upper surface of the active layer.
7. The method of claim 1, further comprising forming a buffer layer on the substrate.
8. The method of claim 1, wherein the forming of the gate dielectric comprises:
forming a first insulating layer between the gate electrode and the active layer;
forming a second insulating layer on the first insulating layer; and
forming a third insulating layer between the first insulating layer and the second insulating layer,
wherein the first and second insulating layers comprise inorganic materials and the third insulating layer comprises organic materials.
9. The method of claim 1, wherein the hole in the planarizing layer passes through the oxygen providing layer.
10. A method for manufacturing a thin film transistor, comprising:
forming a gate electrode on a substrate;
forming an active layer that is adjacent to the gate electrode and comprises an oxide semiconductor;
forming an oxygen providing layer on the active layer;
forming a gate dielectric between the gate electrode and the active layer;
forming source and drain electrodes coupled to the active layer;
forming a planarizing layer covering the gate electrode and the gate dielectric;
forming a hole exposing the active layer; and
performing a heat treatment process onto the planarizing layer in an atmosphere of oxygen,
wherein oxygen atoms from the atmosphere of oxygen are supplied into the active layer through the hole.
11. The method of claim 10, wherein the hole passes through the planarizing layer and the oxygen providing layer.
12. The method of claim 11, wherein the hole further passes through the gate dielectric.
13. A method for manufacturing a thin film transistor, comprising:
forming a gate electrode on a substrate;
forming an active layer that is adjacent to the gate electrode and comprises an oxide semiconductor;
forming an oxygen providing layer on the active layer;
forming a gate dielectric between the gate electrode and the active layer;
forming source and drain electrodes coupled to the active layer;
forming a planarizing layer covering the gate electrode and the gate dielectric;
forming a hole exposing the active layer; and
performing a heat treatment process onto the planarizing layer in an atmosphere of oxygen, thereby providing oxygen from the atmosphere of oxygen to the active layer through the hole,
wherein the hole passes through the planarizing layer, the gate dielectric, and the oxygen providing layer to expose a part of an upper surface of the active layer.
US13/757,699 2012-09-24 2013-02-01 Thin film transistor and method for manufacturing the same Expired - Fee Related US9153651B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1020120105889A KR102042483B1 (en) 2012-09-24 2012-09-24 Thin film transistor and forming the same
KR10-2012-0105889 2012-09-24

Publications (2)

Publication Number Publication Date
US20140084283A1 US20140084283A1 (en) 2014-03-27
US9153651B2 true US9153651B2 (en) 2015-10-06

Family

ID=50337990

Family Applications (1)

Application Number Title Priority Date Filing Date
US13/757,699 Expired - Fee Related US9153651B2 (en) 2012-09-24 2013-02-01 Thin film transistor and method for manufacturing the same

Country Status (2)

Country Link
US (1) US9153651B2 (en)
KR (1) KR102042483B1 (en)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6128020B2 (en) * 2013-04-10 2017-05-17 ソニー株式会社 Electronic device, solid-state imaging device, and electrode forming method in electronic device
US9117912B2 (en) * 2013-12-17 2015-08-25 Shenzhen China Star Optoelectronics Technology Co., Ltd. IGZO transistor structure and manufacturing method for the same
JP2015149467A (en) * 2014-01-10 2015-08-20 株式会社Ｊｏｌｅｄ Manufacturing method of thin film transistor substrate
KR102337370B1 (en) 2014-10-22 2021-12-09 삼성디스플레이 주식회사 Semiconductor devices and method of manufacturing semiconductor devices
WO2017149428A1 (en) 2016-03-04 2017-09-08 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, manufacturing method thereof, and display device including the semiconductor device
CN107579077B (en) * 2017-08-11 2020-01-07 上海天马有机发光显示技术有限公司 Display panel, manufacturing method thereof and display device

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070046191A1 (en) * 2005-08-23 2007-03-01 Canon Kabushiki Kaisha Organic electroluminescent display device and manufacturing method thereof
US20080197414A1 (en) * 2004-10-29 2008-08-21 Randy Hoffman Method of forming a thin film component
KR20100013554A (en) 2008-07-31 2010-02-10 포항공과대학교 산학협력단 Method for controlling electron carrier concentration in oxide semiconductor or conductor by ultra violet ray treatment
US20110221475A1 (en) * 2008-10-31 2011-09-15 Semiconductor Energy Laboratory Co., Ltd. Logic circuit
US20120161126A1 (en) * 2010-12-28 2012-06-28 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
US8541258B2 (en) * 2008-06-30 2013-09-24 Samsung Display Co., Ltd. Thin film transistor, method of manufacturing the same and flat panel display device having the same

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4974500B2 (en) * 2004-09-15 2012-07-11 株式会社半導体エネルギー研究所 Semiconductor device, module and electronic device
KR20110084523A (en) * 2008-11-07 2011-07-25 가부시키가이샤 한도오따이 에네루기 켄큐쇼 Semiconductor device
JP5760298B2 (en) * 2009-05-21 2015-08-05 ソニー株式会社 Thin film transistor, display device, and electronic device
KR101147414B1 (en) * 2009-09-22 2012-05-22 삼성모바일디스플레이주식회사 Organic light emitting diode display and method for manufacturing the same
US8759820B2 (en) * 2010-08-20 2014-06-24 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080197414A1 (en) * 2004-10-29 2008-08-21 Randy Hoffman Method of forming a thin film component
US20070046191A1 (en) * 2005-08-23 2007-03-01 Canon Kabushiki Kaisha Organic electroluminescent display device and manufacturing method thereof
US8541258B2 (en) * 2008-06-30 2013-09-24 Samsung Display Co., Ltd. Thin film transistor, method of manufacturing the same and flat panel display device having the same
KR20100013554A (en) 2008-07-31 2010-02-10 포항공과대학교 산학협력단 Method for controlling electron carrier concentration in oxide semiconductor or conductor by ultra violet ray treatment
US20110221475A1 (en) * 2008-10-31 2011-09-15 Semiconductor Energy Laboratory Co., Ltd. Logic circuit
US20120161126A1 (en) * 2010-12-28 2012-06-28 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof

Also Published As

Publication number Publication date
KR20140043554A (en) 2014-04-10
KR102042483B1 (en) 2019-11-12
US20140084283A1 (en) 2014-03-27

Similar Documents

Publication Publication Date Title
US10446711B2 (en) Thin film transistor array substrate and method for manufacturing the same
TWI406418B (en) Thin film transistor and method of manufacturing the same
US8624240B2 (en) Top gate thin film transistor and display apparatus including the same
US8558323B2 (en) Thin film transistors having multi-layer channel
CN102097487B (en) Oxide semiconductor thin film transistor and method of manufacturing the same
TWI422034B (en) Oxide semiconductor device including insulating layer and display apparatus using the same
US9153651B2 (en) Thin film transistor and method for manufacturing the same
CN107004721B (en) Thin film transistor array substrate
JP5322530B2 (en) Thin film field effect transistor manufacturing method and thin film field effect transistor manufactured by the manufacturing method
JP5371467B2 (en) FIELD EFFECT TRANSISTOR AND METHOD FOR MANUFACTURING FIELD EFFECT TRANSISTOR
KR20080052107A (en) Filed-effect thin film transistor including a oxidized semiconductor
JP2012109516A (en) Oxide semiconductor thin film transistor and manufacturing method for the same
US9076721B2 (en) Oxynitride channel layer, transistor including the same and method of manufacturing the same
KR20110010323A (en) Thin film transistor and manufacturing method of the same
US20150263176A1 (en) Thin film transistor and manufacturing method for the same
JP2010140919A (en) Oxide semiconductor device, manufacturing method thereof, and active matrix substrate
JP2010161327A (en) Organic electroluminescent display device, and method of manufacturing the same
KR102414598B1 (en) Thin film transistor, display with the same, and method of fabricating the same
US20160181292A1 (en) Thin-film transistor, method of manufacturing the same, and method of manufacturing backplane for flat panel display
Fukui et al. 18.4 L: Late‐News Paper: Full Color Flexible Top‐emission AMOLED Display on Polyethylene Naphthalate (PEN) Foil with Metal Oxide TFTs Backplane
JP6327548B2 (en) Thin film transistor and manufacturing method thereof
JP2021068866A (en) Oxide semiconductor device and manufacturing method thereof
KR102095811B1 (en) Method of manufacturing semiconductor device
KR20170025248A (en) Thin Film Transistor comprising double layer gate insulator and fabricating method thereof
KR102661549B1 (en) Display device, and method of fabricating the same

Legal Events

Date Code Title Description
AS Assignment

Owner name: ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTIT

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LIM, SANG CHUL;OH, JI-YOUNG;AHN, SEONGDEOK;AND OTHERS;REEL/FRAME:029862/0093

Effective date: 20130108

STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY

FEPP Fee payment procedure

Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY

LAPS Lapse for failure to pay maintenance fees

Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20191006