US9012270B2 - Metal layer enabling directed self-assembly semiconductor layout designs - Google Patents
Metal layer enabling directed self-assembly semiconductor layout designs Download PDFInfo
- Publication number
- US9012270B2 US9012270B2 US13/832,442 US201313832442A US9012270B2 US 9012270 B2 US9012270 B2 US 9012270B2 US 201313832442 A US201313832442 A US 201313832442A US 9012270 B2 US9012270 B2 US 9012270B2
- Authority
- US
- United States
- Prior art keywords
- forming
- dsa
- metal
- metal layer
- metal lines
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76895—Local interconnects; Local pads, as exemplified by patent document EP0896365
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76816—Aspects relating to the layout of the pattern or to the size of vias or trenches
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/535—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including internal interconnections, e.g. cross-under constructions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0207—Geometrical layout of the components, e.g. computer aided design; custom LSI, semi-custom LSI, standard cell technique
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
- H01L27/092—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- the present disclosure relates to semiconductor layout designs.
- the present disclosure is particularly applicable to forming semiconductor layout designs for 20 nanometer (nm) technology nodes and beyond, and the resulting devices.
- EUV lithography utilizes a 13.5 nm wavelength light source for use in 20 nm technology nodes and beyond (e.g., 14 nm).
- EUV lithography is difficult to implement because it requires a stable and powerful light source of EUV light.
- wafer throughput is very low compared to current standards.
- reflective lenses e.g., mirrors
- refractive lenses must be used in design tools instead of refractive lenses. This imposes an extremely restricted requirement on the flatness of the mirrors, which poses a large technical challenge.
- the absorption of EUV light by all matter also demands a high vacuum environment and an ultra-clean manufacturing practice throughout the entire supply chain, which significantly increases cost.
- Another solution involving spacer or sidewall technology is based on currently employed optical lithography and uses a series of deposition and etching processes to convert a mandrel structure into two separated structures on the sides.
- the solution allows for doubling the density and splitting the pitch of features by a factor of two.
- the extra deposition and etching increases the complexity of the process and the manufacturing cost and is still difficult to extend to even smaller size features.
- Another solution is double patterning technology that involves multiple optical lithography processes to double the density of features.
- the double patterning increases the cost for the extra processing steps and has challenges concerning mask overlay issues.
- DSA directed self-assembly
- BCPs block copolymers
- the BCP self-assembles to form micro-phase separated structures, where the relative length of the polymer chain for either block determines the morphology the material will adopt.
- the patterns formed by the BCPs can be transferred onto a substrate (e.g., a layer associated with the production of a semiconductor device) through several steps associated with BCP lithography.
- Structures can be formed using the BCP, such as cylinders or lamellae, which can then be transferred through reactive ion etching to a substrate.
- BCP such as cylinders or lamellae
- a neutral surface in combination with topographical features controls the location and orientation of the BCP microdomains.
- a neutral surface in combination with chemical pinning regions controls the location and orientation of the BCP microdomains.
- DSA is based on current state-of-the-art 193 nm immersion lithography with a few additional processing steps that are compatible with current manufacturing flows. Every DSA-associated processing step can be implemented within one to several minutes allowing for throughput to be analogous to current 193 nm lithography flow.
- individual process steps have been shown using DSA-implemented technologies, it has not been shown how DSA structures can be designed to print a layout of complementary metal-oxide semiconductor (CMOS) standard transistor cells, or how exactly a layout should be designed to enable DSA.
- CMOS complementary metal-oxide semiconductor
- An aspect of the present disclosure is a method for forming a standard transistor layout using DSA pre-patterns and a standard metal layer.
- Another aspect of the present disclosure is a device with a standard transistor layout formed by DSA pre-patterns and a standard metal layer.
- a method including forming a pre-patterned transistor layout by DSA; forming a metal layer over the DSA pre-patterned transistor layout, including: forming a plurality of horizontal metal lines; and forming a plurality of vertical metal segments discontinuous from and between adjacent horizontal metal lines; and forming one or more bridging dots each connecting one of the plurality of horizontal metal lines to one of the plurality of vertical metal segments, wherein locations of the bridging dots determine logic functions of resulting transistor cells.
- An aspect of the present disclosure includes the plurality of horizontal metal lines separating the transistor layout into p-type field effect transistor (p-FET) regions, n-type field effect transistor (n-FET) regions, and input/output regions. Another aspect includes dividing the plurality of horizontal metal lines into groups of at least four horizontal metal lines, each group including a power line and a ground line, and intra-cell routing and output metal lines therebetween. Additional aspects include forming the power line and the output metal line on opposite sides of a p-FET/n-FET region in the transistor layout, and forming the ground line and the intra-cell routing line on opposite sides of an n-FET/p-FET region in the transistor layout.
- Further aspects include forming a first row of the plurality of vertical metal segments aligned with gates within the transistor layout, and forming second rows of the plurality of vertical metal segments on opposite sides of and adjacent to the first row, the vertical metal segments of the second rows being misaligned with the gates within the transistor layout.
- An additional aspect includes forming the plurality of horizontal metal lines and the plurality of vertical metal segments through DSA chemical epitaxy with lamellae-forming block copolymers.
- Another aspect includes forming the bridging dots above the metal layer through DSA graphoepitaxy with cylinder and/or sphere-forming block copolymers.
- Other aspects include forming holes within the metal layer by ultra high-resolution lithography corresponding to the locations of the bridging dots; and filling the holes with metal forming the bridging dots within the metal layer.
- Another aspect of the present disclosure is a device including: a pre-patterned transistor layout formed by DSA; a metal layer over the DSA pre-patterned transistor layout, including: a plurality of horizontal metal lines; and a plurality of vertical metal segments discontinuous from and between adjacent horizontal metal lines; and one or more bridging dots each connecting one of the plurality of horizontal metal lines to one of the plurality of vertical metal segments, wherein locations of the bridging dots determine logic functions of resulting transistor cells.
- An aspect includes the plurality of horizontal metal lines separating the transistor layout into p-FET regions, n-FET regions, and input/output regions. Further aspects include the plurality of horizontal metal lines divided into groups of at least four horizontal metal lines, each group including a power line and a ground line, and intra-cell routing and output metal lines therebetween. Additional aspects include the power line and the output metal line being on opposite sides of a p-FET/n-FET region in the transistor layout; and the ground line and the intra-cell routing line on opposite sides of an n-FET/p-FET region in the transistor layout.
- Further aspects include a first row of the plurality of vertical metal segments being aligned with gates within the transistor layout; and second rows of the plurality of vertical metal segments being on opposite sides of and adjacent to the first row, the vertical metal segments of the second rows being misaligned with the gates within the transistor layout.
- Another aspect includes the plurality of horizontal metal lines and the plurality of vertical metal segments being formed through DSA chemical epitaxy with lamellae-forming block copolymers.
- a further aspect includes the bridging dots being formed above the metal layer through DSA graphoepitaxy with cylinder and/or sphere-forming block copolymers.
- Yet another aspect includes the bridging dots being formed within the metal layer by ultra high-resolution lithography.
- Another aspect of the present disclosure is a method including: forming a pre-patterned transistor layout, including: forming transistors over an active region in a substrate through DSA chemical epitaxy of a block copolymer; and forming contacts extending up from the active region and the transistors through DSA graphoepitaxy of the block copolymer; forming a metal layer over the transistors and connected to the contacts, including: forming a plurality of horizontal metal lines; and forming a plurality of vertical metal segments discontinuous from and between adjacent horizontal metal lines; and forming one or more bridging dots connecting one or more of the plurality of horizontal metal lines to one or more of the plurality of vertical metal segments, wherein locations of the bridging dots determine logic functions of resulting transistor cells.
- Additional aspects include forming the plurality of horizontal metal lines and the plurality of vertical metal segments through DSA chemical epitaxy with lamellae-forming block copolymers. Another aspect includes forming the bridging dots above the metal layer through DSA graphoepitaxy with cylinder and/or sphere-forming block copolymers. Yet another aspect includes forming holes within the metal layer by ultra high-resolution lithography corresponding to the locations of the bridging dots; and filling the holes with metal forming the bridging dots within the metal layer.
- FIGS. 1A through 5C schematically illustrate methods for forming a standard transistor layout using DSA pre-patterns with a complementary metal fabric layer for planar and fin field effect transistor (FinFET) technologies, with FIGS. 1C through 5C illustrating corresponding DSA pre-pattern designs, in accordance with exemplary embodiments;
- FIGS. 6A through 6D schematically illustrate exemplary transistor cells formed by using DSA pre-patterns with a complementary metal fabric layer
- FIG. 7 schematically illustrates a complementary metal fabric layer, in accordance with an alternative exemplary embodiment.
- DSA pre-patterns are used in conjunction with a standard metal layer and varying locations of bridging dots to generate various transistor cells from the same patterns.
- Methodology in accordance with an embodiment of the present disclosure includes forming a standard transistor layout up to the initial vertical interconnect access (VIA) layer (e.g., V 0 ) using DSA pre-patterns.
- VIP vertical interconnect access
- a metal layer is formed over the standard transistor layout.
- the metal layer includes a plurality of horizontal metal lines and a plurality of vertical metal segments discontinuous from and between adjacent horizontal metal lines.
- One or more bridging dots are formed connecting one of the plurality of horizontal metal lines to one of the plurality of vertical metal segments. By forming the bridging dots according to specific locations within the metal layer, the locations of the bridging dots determine logic functions of the resulting transistor cells.
- the standardization of the transistor layout using the DSA pre-patterns in conjunction with the metal layer and the bridging dots allows for implementing DSA in forming semiconductor devices.
- a method for forming a DSA pre-patterned semiconductor transistor layout begins with a substrate 100 formed of silicon (Si). Within the substrate 100 a are two active regions 101 a , as illustrated. The active regions 101 a may be for p-type FETs and/or n-type FETs. Further, as illustrated in FIG. 1B , the substrate 100 may alternatively have fins 101 b that constitute the active region for subsequently forming FinFETs. Similar to above, the fins 101 b may be for p-type FinFETs and/or n-type FinFETs. Although only two active regions 101 a and sets of fins 101 b are illustrated in FIGS. 1A and 1B , the patterns illustrated may repeat any number of times in the horizontal and/or the vertical directions.
- FIG. 1C illustrates a DSA pre-pattern 110 for forming the fins 101 b .
- the DSA pre-pattern 110 may be configured for DSA via chemical epitaxy with the darker portion 111 representing a chemical layer that is attractive to one of the polymers of a block copolymer used in the DSA, such as poly(methyl methacrylate) (PMMA).
- PMMA poly(methyl methacrylate)
- the lighter portion 113 may be a neutral surface that is not attractive, or equally attractive, to both of the polymers of the block copolymer, such as the PMMA and polystyrene (PS).
- the lighter dotted portions 115 represent outlines of the expected structures upon completion of the DSA. As illustrated, the two outlying end segments of the darker portion 111 and the lighter dotted portions 115 representing the expected structure correspond to the five fins of each section of the fins 101 b illustrated in FIG. 1B . Although conventional lithography cannot create the pitch of the fins 101 b , using lithography to form the outlying end segments of the darker portion 111 in combination with DSA allows for forming the smaller fin size and pitch.
- gates 201 are then formed across the active regions 101 a and across the fins 101 b of FIGS. 1A and 1B .
- the gates 201 may be formed of any conventional gate material, such as a metal gate over a high-k dielectric.
- contact bars 203 may be formed between the gates 201 connecting the fins 101 b.
- FIG. 2C illustrates a DSA pre-pattern 210 for forming the gates 201 .
- the DSA pre-pattern 210 may be configured for DSA via chemical epitaxy with the darker portion 211 representing a chemical layer that is attractive to one of the polymers of the block copolymer used in the DSA (e.g., PMMA).
- the lighter portion 213 may be a neutral surface that is not attractive, or equally attractive, to both of the polymers of the block copolymer (e.g., the PMMA and PS).
- the lighter dotted portions 215 represent outlines of the expected structures upon completion of the DSA.
- the vertical segments of the darker portion 211 and the two lighter dotted portions 215 correspond to the four gates in both FIGS. 2A and 2B .
- conventional lithography cannot create the pitch of the gates 201
- using lithography to form the vertical segments of the darker portion 211 in combination with DSA allows for the smaller gate size and pitch.
- the contact bars 203 may be formed according to a similar process as the gates 201 with respect to DSA in combination with conventional lithography, such as forming the edge contact bars 203 via lithography and the middle contact bars by DSA via chemical epitaxy.
- contacts 301 and 303 may be formed connecting the gates 201 and the active region 101 a to a metal layer that is subsequently formed over the structure (as discussed below).
- the contacts 301 may connect the gates 201 to the metal layer and the contacts 303 may connect the active region 101 a to the metal layer.
- contacts 305 may connect the contact bars 203 to the metal layer.
- the contacts 301 through 305 may be the initial layer VIAs (e.g., V 0 ).
- FIG. 3C illustrates a DSA pre-pattern 310 for forming the contacts 301 through 305 .
- the DSA pre-pattern 310 may be configured for graphoepitaxy with the portion 311 representing topographical features.
- the shaded portion 313 may be a neutral surface that is not attractive, or equally attractive, to both of the polymers of the block copolymer, such as PMMA and PS.
- the dotted portions 315 represent outlines of the expected structures upon completion of the DSA. As illustrated, the dotted portions 315 correspond to the contacts 301 through 305 illustrated in FIGS. 3A and 3B .
- the metal layer 400 includes a plurality of horizontal metal lines 401 (i.e., 401 a through 401 d ) and a plurality of vertical metal segments 403 .
- the plurality of horizontal metal lines 401 separates the layout into p-type/n-type FET regions 405 (i.e., 405 a and 405 b ) and input/output regions 407 .
- the p-type/n-type FET regions 405 are interchangeable.
- the horizontal metal lines 401 may be grouped into groups of at least four horizontal metal lines 401 , with each group defining a transistor cell and including a p-type FET region 405 a , an n-type FET region 405 b , and an input/output region 407 . Further, each group may include a horizontal metal line as a power line (i.e., 401 a ) and a horizontal metal line as a ground line (i.e., 401 d ) with horizontal metal lines as intra-cell routing lines and output metal lines therebetween (i.e., 401 c and 401 b , respectively).
- the power line 401 a and the output metal line 401 b may be on opposite sides of a p-FET/n-FET region 405 (i.e., 405 a ), and the ground line 401 d and the intra-cell routing line 401 c may be on opposite sides of the p-FET/n-FET region 405 (i.e., 405 b ).
- the vertical metal segments 403 are discontinuous from and between adjacent horizontal metal lines 401 .
- a first row of the vertical metal segments may be aligned with gates 201 , as illustrated with respect to the vertical metal segments 403 of the input/output region 407 , and second rows of vertical metal segments may be on opposite sides of and adjacent to the first row, as illustrated with respect to the vertical metal segments of the p-FET/n-FET regions 405 . Further, the vertical metal segments of the second rows may be misaligned with the gates 201 , as illustrated in FIGS. 4A and 4B .
- FIG. 4C illustrates a DSA pre-pattern 410 for forming the segments 403 .
- the DSA pre-pattern 410 may be configured for chemical epitaxy with the darker portion 411 representing a chemical layer that is attractive to one of the polymers of a block copolymer used in the DSA, such as PMMA.
- the size and the pitch of the darker portion 411 may be large enough such that the darker portion 411 may be patterned using conventional lithography techniques.
- the lighter portion 413 may be a neutral surface that is not attractive, or equally attractive, to both of the polymers of the block copolymer, such as PMMA and PS.
- the lighter dotted portions 415 represent outlines of the expected structures upon completion of the DSA. Although conventional lithography cannot create the pitch of the alternating vertical metal segments 403 , using lithography to form the pattern of the darker portion 411 in combination with DSA allows for the smaller pitch of the vertical metal segments 403 . As illustrated, the pattern of the darker portion 411 and the lighter dotted portions 415 corresponds to the shape and pitch of the horizontal metal lines 401 and the vertical metal segments 403 in FIGS. 4A and 4B .
- one or more bridging dots 501 are formed connecting a horizontal metal line 401 to a vertical metal segment 403 .
- the locations of the bridging dots 501 determine the logic functions of the resulting transistor cells.
- the locations of the seven bridging dots 501 in combination with the metal layer 400 and the layers below the metal layer 400 results in a two input negated AND or NOT AND (NAND2) transistor cell.
- FIG. 5C illustrates a DSA pre-pattern 510 .
- the DSA pre-pattern 510 may be configured for graphoepitaxy with the portion 511 representing topographical features and the shaded portion 513 may be a neutral surface that is not attractive, or equally attractive, to both of the polymers of the block copolymer, such as PMMA and PS.
- the dotted portions 515 represent outlines of the expected structures upon completion of the DSA. As illustrated, the dotted portions 515 correspond to the bridging dots 501 illustrated in FIGS. 5A and 5B .
- the locations of the bridging dots 501 determine the logic functions of the resulting transistor cells.
- the metal layer 400 in combination with the bridging dots 501 are density-multiplying ready and the hexagonal arrangement of the contacts 301 through 305 is to accommodate the hexagonal packing symmetry of cylinder-forming block copolymers, which can be implemented though either DSA graphoepitaxy or chemical epitaxy.
- FIG. 6A illustrates a transistor cell identical to the one illustrated in FIG. 5A except for having different locations for the bridging dots 501 .
- the bridging dots 501 are located to form a two input NOR gate (NOR2).
- FIG. 6B also illustrates a transistor cell identical to the one illustrated in FIG. 5A except for the locations of the bridging dots 501 .
- the bridging dots 501 are located to form a NOT gate.
- FIGS. 6C and 6D illustrate additional transistor cells with varying logic functions. More specifically, FIGS. 6C and 6D illustrate that the active regions 601 a and 601 b can be expanded or enlarged compared to the active region 101 a in the previous transistor cells to accommodate for different logic functions while still being able to use the DSA pre-patterns for the gates 201 , the contacts 301 through 305 , the horizontal metal lines 401 and the vertical metal segments 403 . Further, the locations of the bridging dots 501 can be changed to change the logic function. Consequently, FIG. 6C illustrates a three input NAND transistor cell based on the locations of the bridging dots 501 and the expanded active region 601 a . Further, FIG.
- 6D illustrates an and-or-invert complex gate transistor cell (AOI22) based on the locations of the bridging dots 501 and the expanded active region 601 b .
- AOI22 complex gate transistor cell
- the bridging dots 501 discussed above are formed after forming the metal layer 400 , including the horizontal metal lines 401 and the vertical metal segments 403 , the bridging dots 501 are formed above the metal layer 400 .
- the bridging dots 501 may be formed by using EUV lithography to create holes 701 at the locations corresponding to the bridging dots 501 .
- the holes 701 may, therefore, be at the same level as the metal layer 400 .
- the holes may be filled with metal, such as the same metal used to form the metal layer 400 , to form bridging dots 501 within the same layer as the metal layer 400 .
- the embodiments of the present disclosure achieve several technical effects, including enabling a DSA layout that allows for structures with half-pitch as small as 10 nm and beyond while maintaining satisfactory critical dimension uniformity (CDU) and line-edge roughness (LER), which is far beyond the capability of current state-of-the-art 193 nm immersion lithography and superior to many issues facing still developing EUV lithography.
- the disclosed DSA pre-patterned transistor layout is a one-style-fits-all layout design through use of the metal layer (e.g., MD for enabling the routing needs of most logic functions.
- the one-style-fits-all solution significantly reduces the complexity of a layout design and related costs for different cells.
- the layout of the DSA pre-patterns also is without bent structures, such as jogs, which are highly strained structures with respect to polymer physics that would potentially induce defects that would increase manufacturing risks.
- the present disclosure enjoys industrial applicability associated with the designing and manufacturing of any of various types of highly integrated semiconductor devices used in microprocessors, smart phones, mobile phones, cellular handsets, set-top boxes, DVD recorders and players, automotive navigation, printers and peripherals, networking and telecom equipment, gaming systems, and digital cameras.
Abstract
Description
Claims (11)
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/832,442 US9012270B2 (en) | 2013-03-15 | 2013-03-15 | Metal layer enabling directed self-assembly semiconductor layout designs |
TW102134975A TWI498764B (en) | 2013-03-15 | 2013-09-27 | Metal layer enabling directed self-assembly semiconductor layout designs |
SG2013080536A SG2013080536A (en) | 2013-03-15 | 2013-10-29 | Metal layer enabling directed self-assemblysemiconductor layout designs |
KR20130152660A KR20140113295A (en) | 2013-03-15 | 2013-12-09 | Metal layer enabling directed self-assembly semiconductor layout designs |
DE102014202116.2A DE102014202116B4 (en) | 2013-03-15 | 2014-02-06 | A method of forming a standard transistor layout using DSA pre-structures and a standard metal layer and device having a standard transistor layout |
CN201410055608.4A CN104051452B (en) | 2013-03-15 | 2014-02-19 | Metal layer enabling directed self-assembly semiconductor layout designs |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/832,442 US9012270B2 (en) | 2013-03-15 | 2013-03-15 | Metal layer enabling directed self-assembly semiconductor layout designs |
Publications (2)
Publication Number | Publication Date |
---|---|
US20140264461A1 US20140264461A1 (en) | 2014-09-18 |
US9012270B2 true US9012270B2 (en) | 2015-04-21 |
Family
ID=51419199
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/832,442 Active US9012270B2 (en) | 2013-03-15 | 2013-03-15 | Metal layer enabling directed self-assembly semiconductor layout designs |
Country Status (6)
Country | Link |
---|---|
US (1) | US9012270B2 (en) |
KR (1) | KR20140113295A (en) |
CN (1) | CN104051452B (en) |
DE (1) | DE102014202116B4 (en) |
SG (1) | SG2013080536A (en) |
TW (1) | TWI498764B (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9748226B1 (en) | 2016-02-27 | 2017-08-29 | Taiwan Semiconductor Manufacturing Co., Ltd. | Decoupling capacitor |
US10249757B2 (en) | 2016-12-21 | 2019-04-02 | Samsung Electronics Co., Ltd. | Semiconductor device and method of fabricating the same |
US10559542B2 (en) | 2017-04-24 | 2020-02-11 | International Business Machines Corporation | Chip security fingerprint |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI662430B (en) * | 2016-01-07 | 2019-06-11 | 英屬開曼群島商比特福利集團有限公司 | Layouts of transmission gates and related systems and techniques |
US10056265B2 (en) | 2016-03-18 | 2018-08-21 | Taiwan Semiconductor Manufacturing Co., Ltd. | Directed self-assembly process with size-restricted guiding patterns |
US11714945B2 (en) * | 2020-04-09 | 2023-08-01 | Tokyo Electron Limited | Method for automated standard cell design |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130026571A1 (en) * | 2011-07-29 | 2013-01-31 | Synopsys, Inc. | N-channel and p-channel finfet cell architecture with inter-block insulator |
US20130078576A1 (en) * | 2011-09-23 | 2013-03-28 | Az Electronic Materials Usa Corp. | Compositions of neutral layer for directed self assembly block copolymers and processes thereof |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1993012582A1 (en) * | 1991-12-13 | 1993-06-24 | Knights Technology, Inc. | Programmable logic device cell and method |
US7211503B2 (en) * | 2005-02-24 | 2007-05-01 | Hewlett-Packard Development Company, L.P. | Electronic devices fabricated by use of random connections |
TWI360864B (en) * | 2006-12-06 | 2012-03-21 | Promos Technologies Inc | Gate structure and method of fabriacting the same, |
US7821039B2 (en) * | 2008-06-23 | 2010-10-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Layout architecture for improving circuit performance |
US8398868B2 (en) * | 2009-05-19 | 2013-03-19 | International Business Machines Corporation | Directed self-assembly of block copolymers using segmented prepatterns |
US8114306B2 (en) * | 2009-05-22 | 2012-02-14 | International Business Machines Corporation | Method of forming sub-lithographic features using directed self-assembly of polymers |
US8637359B2 (en) * | 2011-06-10 | 2014-01-28 | International Business Machines Corporation | Fin-last replacement metal gate FinFET process |
-
2013
- 2013-03-15 US US13/832,442 patent/US9012270B2/en active Active
- 2013-09-27 TW TW102134975A patent/TWI498764B/en not_active IP Right Cessation
- 2013-10-29 SG SG2013080536A patent/SG2013080536A/en unknown
- 2013-12-09 KR KR20130152660A patent/KR20140113295A/en not_active Application Discontinuation
-
2014
- 2014-02-06 DE DE102014202116.2A patent/DE102014202116B4/en not_active Expired - Fee Related
- 2014-02-19 CN CN201410055608.4A patent/CN104051452B/en active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130026571A1 (en) * | 2011-07-29 | 2013-01-31 | Synopsys, Inc. | N-channel and p-channel finfet cell architecture with inter-block insulator |
US20130078576A1 (en) * | 2011-09-23 | 2013-03-28 | Az Electronic Materials Usa Corp. | Compositions of neutral layer for directed self assembly block copolymers and processes thereof |
Non-Patent Citations (10)
Title |
---|
Chang et al., Center for Integrated Systems, Department of EE and Materials Science and Eng., Stanford University, "Diblock Copolymer Directed Self-Assembly for CMOS Device Fabrication" Design and Process Integration for Microelectronics Manufacturing IV, Proc. of SPIE vol. 6156, pp. 615611-1 to 615611-6. * |
Chi-Chun Liu et al., "Fabrication of Lithographically Defined Chemically Patterned Polymer Brushes and Mats," American Chemical Society: Macromolecules 2011, vol. 44, Mar. 18, 2011, pp. 1876-1885. |
Guoliang Liu et al., "Integration of Density Multiplication in the Formation of Device-Oriented Structures by Directed Assembly of Block Copolymer-Homopolymer Blends," Adv. Funct. Mater. 2010, vol. 20, 2010 WILEY-VCH Verlag GmbH & Co. KGaA, Weinheim; pp. 1251-1257. |
He Yi et al., "Flexible Control of Block Copolymer Directed Self-Assembly using Small, Topographical Templates: Potential Lithography Solution for Integrated Circuit Contact Hole Patterning," Adv. Mater. 2012, 2012 WILEY-VCH Verlag GmbH & Co. KGaA, Weinheim, pp. 1-8. |
Ji Xu et al., "Directed Self-Assembly of Block Copolymers on Two-Dimensional Chemical Patterns Fabricated by Electro-Oxidation Nanolithography," Adv. Mater. 2010, 2010 WILEY-VCH Verlag GmbH & Co. KGaA, Weinheim, pp. 2268-2272. |
Joy Y. Cheng et al., "Simple and Versatile Methods to Integrate Directed Self-Assembly with Optical Lithography Using a Polarity-Switched Photoresist," Published online Jul. 15, 2010, American Chemical Society, vol. 4, No. 8, pp. 4815-4823. |
Li-Wen Chang et al., "Experimental Demonstration of Aperiodic Patterns of Directed Self-Assembly by Block Copolymer Lithography for Random Logic Circuit Layout," Applied Materials, Sunnyvale, CA 94085, USA, pp. 33.2.1-33.2.4. |
Mark P. Stoykovich et al., "Block copolymers and conventional lithography," Materials Today, Sep. 2006, vol. 9, No. 9, pp. 20-29. |
Mark P. Stoykovich et al., "Directed Self-Assembly of Block Copolymers for Nanolithography: Fabrication of Isolated Features and Essential Integrated Circuit Geometries," Published online Oct. 6, 2007, American Chemical Society, pp. 168-175. |
Seong-Jun Jeong et al., "Soft Graphoepitaxy of Block Copolymer Assembly with Disposable Photoresist Confinement," American Chemical Society, Publication Date (Web): May 7, 2009; pp. 1-7. |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9748226B1 (en) | 2016-02-27 | 2017-08-29 | Taiwan Semiconductor Manufacturing Co., Ltd. | Decoupling capacitor |
US10083955B2 (en) | 2016-02-27 | 2018-09-25 | Taiwan Semiconductor Manufacturing Co., Ltd. | Decoupling capacitor |
US11817452B2 (en) | 2016-02-27 | 2023-11-14 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method for forming decoupling capacitors between the interposing conductors and the multiple gates |
US10249757B2 (en) | 2016-12-21 | 2019-04-02 | Samsung Electronics Co., Ltd. | Semiconductor device and method of fabricating the same |
US10559542B2 (en) | 2017-04-24 | 2020-02-11 | International Business Machines Corporation | Chip security fingerprint |
US10964648B2 (en) | 2017-04-24 | 2021-03-30 | International Business Machines Corporation | Chip security fingerprint |
Also Published As
Publication number | Publication date |
---|---|
DE102014202116A1 (en) | 2014-09-18 |
DE102014202116B4 (en) | 2017-03-09 |
CN104051452B (en) | 2017-05-17 |
CN104051452A (en) | 2014-09-17 |
US20140264461A1 (en) | 2014-09-18 |
SG2013080536A (en) | 2014-10-30 |
TWI498764B (en) | 2015-09-01 |
TW201435631A (en) | 2014-09-16 |
KR20140113295A (en) | 2014-09-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9012270B2 (en) | Metal layer enabling directed self-assembly semiconductor layout designs | |
US8883636B2 (en) | Process for semiconductor circuit | |
US10049919B2 (en) | Semiconductor device including a target integrated circuit pattern | |
US8148052B2 (en) | Double patterning for lithography to increase feature spatial density | |
US9633851B2 (en) | Semiconductor device including small pitch patterns | |
US9196623B2 (en) | Semiconductor circuit structure and process of making the same | |
CN104051257B (en) | spacer etching process for integrated circuit design | |
US8048795B2 (en) | Self-assembly pattern for semiconductor integrated circuit | |
US9406775B1 (en) | Method for creating self-aligned compact contacts in an IC device meeting fabrication spacing constraints | |
US10134762B2 (en) | Embedded security circuit formed by directed self-assembly | |
US11881435B2 (en) | Catalyst influenced chemical etching for fabricating three-dimensional SRAM architectures | |
US9960123B2 (en) | Method of forming semiconductor structure with aligning mark in dicing region | |
US6365466B1 (en) | Dual gate process using self-assembled molecular layer | |
US20170140997A1 (en) | Finfet and method of forming fin of the finfet | |
Rahman et al. | Manufacturing pathway and experimental demonstration for nanoscale fine-grained 3-D integrated circuit fabric | |
US20120276745A1 (en) | Method for fabricating hole pattern in semiconductor device | |
US20140374379A1 (en) | Pattern forming method | |
TWI701713B (en) | Method for integrated circuit manufacturing | |
US10559501B2 (en) | Self-aligned quadruple patterning process for Fin pitch below 20nm | |
CN104157556A (en) | Metal hard mask opening etching method | |
US8795930B2 (en) | Self-polarized mask and self-polarized mask application | |
US8524608B1 (en) | Method for fabricating a patterned structure of a semiconductor device | |
TWI714668B (en) | Method of forming a nanowire | |
CN106356303B (en) | Semiconductor device, manufacturing method thereof and electronic device | |
KR100920837B1 (en) | Method Of Manufacturing Phase Change Memory Device Having Fine Contact Hole |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:XU, JI;DAI, VITO;REEL/FRAME:030009/0402 Effective date: 20130314 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
AS | Assignment |
Owner name: WILMINGTON TRUST, NATIONAL ASSOCIATION, DELAWARE Free format text: SECURITY AGREEMENT;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:049490/0001 Effective date: 20181127 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:054633/0001 Effective date: 20201022 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:054636/0001 Effective date: 20201117 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., NEW YORK Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:056987/0001 Effective date: 20201117 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |