US7843763B2 - Semiconductor memory device and data masking method of the same - Google Patents

Semiconductor memory device and data masking method of the same Download PDF

Info

Publication number
US7843763B2
US7843763B2 US12/137,699 US13769908A US7843763B2 US 7843763 B2 US7843763 B2 US 7843763B2 US 13769908 A US13769908 A US 13769908A US 7843763 B2 US7843763 B2 US 7843763B2
Authority
US
United States
Prior art keywords
data
internal clock
input
unit
data mask
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US12/137,699
Other versions
US20090161445A1 (en
Inventor
Sang Hee LEE
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SK Hynix Inc
Original Assignee
Hynix Semiconductor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hynix Semiconductor Inc filed Critical Hynix Semiconductor Inc
Assigned to HYNIX SEMICONDUCTOR INC. reassignment HYNIX SEMICONDUCTOR INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: LEE, SANG HEE
Publication of US20090161445A1 publication Critical patent/US20090161445A1/en
Application granted granted Critical
Publication of US7843763B2 publication Critical patent/US7843763B2/en
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1006—Data managing, e.g. manipulating data before writing or reading out, data bus switches or control circuits therefor
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • G11C7/1096—Write circuits, e.g. I/O line write drivers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store

Definitions

  • the present invention relates to a semiconductor memory device, and more particularly to a semiconductor memory device having a data masking function in a write operation and a data masking method of the same.
  • a semiconductor memory device typically provides a data mask function, where the operation of a write driver is controlled using an externally input data mask signal for masking data in a write operation.
  • the data When data is inputted from outside the semiconductor memory device, the data passes through a data input path and is then transferred to the write driver via a global input/output line.
  • the data mask signal passes through a data mask input path which is identical to the path of the data input path, and is then transferred to the write driver via a global input/output line.
  • the data and the data mask signal inputted into the write driver race to the write driver i.e., the time at which the write driver receives the data and the data mask signal determines whether the data is masked or not.
  • a semiconductor memory device which can prevent poor data masking caused by a timing mismatch between data and a data masking signal, and a data masking method of the same.
  • a semiconductor memory device which includes: a data mask input unit transferring a data mask signal; a data input unit transferring data, wherein the data input unit delays the transfer of data, such that the data outputted from the data input unit is delayed more than the data mask signal outputted from the data mask input unit; and a write driver selectively driving the data outputted from the data input unit according to the data mask signal outputted from the data mask input unit.
  • the data mask input unit outputs the data mask signal to the write driver synchronously with a first internal clock and the data input unit outputs the data to the write driver synchronously with a second internal clock which is delayed more than the first internal clock.
  • a semiconductor memory device which includes: an internal clock generating unit generating a first internal clock and a second internal clock which is delayed more than the first internal clock; a data input unit aligning sequentially inputted data in parallel and outputting the aligned data to a first global input/output line synchronously with the second internal clock; a data mask input unit aligning sequentially inputted data mask signals in parallel and outputting the aligned data mask signals to a second global input/output line synchronously with the first internal clock; and a write driver selectively driving the data outputted to the first global input/output line according to the data mask signals outputted to the second global input/output line.
  • the internal clock generating unit includes a buffering unit buffering an external clock and outputting the buffered external clock as the first internal clock; and a delaying unit delaying the first internal clock and outputting the delayed first internal clock as the second internal clock.
  • a semiconductor memory device which includes: an internal clock generating unit generating a first internal clock and a second internal clock delayed more than the first internal clock; a data input/output sense amplifying unit receiving data and the second internal clock, and sensing and amplifying the data synchronously with the second internal clock to output the amplified data to a first global input/output line; a data mask input/output sense amplifying unit receiving data mask signal and the first internal clock, and sensing and amplifying the data mask signal synchronously with the first internal clock to output the amplified data mask signal to a second global input/output line; and a write driver selectively driving the data outputted to the first global input/output line according to the data mask signal outputted to the second global input/output line.
  • the internal clock generating unit includes a buffering unit buffering an external clock and outputting the buffered external clock as the first internal clock; and a delaying unit delaying the first internal clock and outputting the delayed first internal clock as the second internal clock.
  • a semiconductor memory device which includes: an internal clock generating unit generating a first internal clock and a second internal clock delayed more than the first internal clock; a data strobe buffering unit buffering a data strobe signal to output the buffered data strobe signal as a data strobe rising pulse and a data strobe falling pulse; a data input unit receiving the first internal clock, the data strobe rising and falling pulses, and a write flag signal to control sequentially inputted data and outputting the controlled data to a first global input/output line; a data mask input unit receiving the second internal clock, the data strobe rising and falling pulses, and the write flag signal to control sequentially inputted data mask signals and outputting the controlled data mask signals to a second global input/output line; and a write driver selectively driving the data outputted to the first global input/output line according to the data mask signals outputted to the second global input/output line.
  • the internal clock generating unit includes a buffering unit buffering an external clock and outputting the buffered external clock as the first internal clock; and a delaying unit delaying the first internal clock and outputting the delayed first internal clock as the second internal clock.
  • the data input unit includes a data buffering unit buffering the sequentially inputted data; a data latch/alignment unit receiving the data buffered in the data buffering unit and the data strobe rising and falling pulses, and latching and aligning the data in parallel synchronously with the data strobe rising and falling pulses; a data input strobe generating unit receiving the first internal clock and the write flag signal to generate a data input strobe pulse; and a data input/output sense amplifying unit sensing and amplifying the data latched and aligned in the data latch/alignment unit synchronously with the data input strobe pulse to output the amplified data to the first global input/output line.
  • the data input unit further includes a multiplexer connected between the data latch/alignment unit and the data input/output sense amplifying unit, and the multiplexer selects a paths through which the latched and aligned data is outputted to the data latch/alignment unit, and the paths are selected according to a data input/output mode.
  • a multiplexer connected between the data latch/alignment unit and the data input/output sense amplifying unit, and the multiplexer selects a paths through which the latched and aligned data is outputted to the data latch/alignment unit, and the paths are selected according to a data input/output mode.
  • the amount of delay that the internal clock generating unit delays the first internal clock is equal to or greater than the delay caused by the multiplexer to output the second internal clock.
  • the data mask input unit includes a data mask buffering unit buffering the sequentially inputted data mask signals; a data mask latch/alignment unit receiving the data mask signals buffered in the data mask buffering unit and the data strobe rising and falling pulses, and latching and aligning the data mask signals in parallel synchronously with the data strobe rising and falling pulses; a data mask input strobe generating unit receiving the second internal clock and the write flag signal to generate a data mask input strobe pulse; and a data mask input/output sense amplifying unit sensing and amplifying the data mask signal latched and aligned in the data latch/alignment unit synchronously with the data mask input strobe pulse to output the amplified data mask signals to the second global input/output line.
  • a data masking method of a semiconductor memory device which includes: a mask signal transferring step transferring a data mask signal inputted from outside the semiconductor memory device to an internal circuit; a data transferring step delaying data inputted from outside the semiconductor memory device more than the data mask signal and transferring the delayed data to the internal circuit; and a data masking step masking the data transferred to the internal circuit with the data mask signal transferred to the internal circuit.
  • the data mask signal is transferred to the internal circuit synchronously with a first internal clock; and in the data transferring step, the data is transferred to the internal circuit synchronously with a second internal clock is delayed more than the first internal clock.
  • FIG. 1 is a block diagram showing a portion of the write path of a semiconductor memory device according to an embodiment of the present invention.
  • FIG. 2 is a circuit diagram showing an example detailed configuration of the internal clock generating unit of FIG. 1 .
  • FIG. 3 is a block diagram showing an example detailed configuration of the data input unit of FIG. 1 .
  • FIG. 4 is a block diagram showing an example detailed configuration of the data latch/alignment unit of FIG. 3 with a four-bit prefetch structure.
  • FIG. 5 is a waveform diagram shown for illustrating the write operation of the data input unit of FIG. 1 .
  • FIG. 6 is a block diagram showing an example detailed configuration of the data mask input unit of FIG. 1 .
  • the present invention discloses a semiconductor memory device which ensures that a data mask signal is transferred to a write driver prior to data reaching the write driver to prevent poor data masking; and a data masking method of the same.
  • FIG. 1 is a block diagram showing a portion of the write path of a semiconductor memory device according to an embodiment of the present invention.
  • the semiconductor memory device includes a data input unit 14 , a data mask input unit 16 , and a write driver 18 .
  • the data input unit 14 and the data mask input unit 16 transfer data DIN and a data mask signal DMIN, which are each inputted from outside the semiconductor memory device, to the write driver 18 , respectively.
  • the transfer of data DIN is delayed more than the transfer of data mask signal DMIN using an internal clock generating unit 10 (described in more detail below).
  • the write driver 18 is controlled by the data mask signal GIO_DM (which is transferred from the data mask input unit 16 ) to selectively drives data GIO_DATA transferred from the data input unit 14 , and outputs the data as output data DOUT.
  • the data input unit 14 and the data mask input unit 16 are controlled by internal clocks ICLK_DQ and ICLK_DM and the data strobe rising pulse DSRP and data strobe falling pulse DSFP when transferring the data DIN and the data mask signal DMIN, respectively.
  • the internal clocks ICLK_DQ and ICLK_DM are outputted from the internal clock generating unit 10
  • the data strobe rising pulse DSRP and data strobe falling pulse DSFP are outputted from a data strobe buffering unit 12 .
  • the internal clock generating unit 10 receives an external clock CLK and an inverted external clock CLKB (which is formed by an inversion of the external clock CLK) and then generates the internal clock ICLK_DQ and the internal clock ICLK_DM which is delayed more than the internal clock ICLK_DQ by the internal clock generating unit 10 .
  • the data strobe buffering unit 12 buffers a data strobe signal DQS to generate the data strobe rising pulse DSRP and the data strobe falling pulse DSFP.
  • FIG. 2 is a circuit diagram showing an example detailed configuration of the internal clock generating unit 10 .
  • the internal clock generating unit 10 includes: a clock buffering unit 20 , which buffers the external clock CLK and the inverted external clock CLKB to output the internal clock ICLK_DM; and a delaying unit 22 , which delays the internal clock ICLK_DM to output the delayed internal clock as the internal clock ICLK_DQ.
  • the delay unit 22 preferably delays the internal clock ICLK_DM by the same amount or an amount larger than the amount of delay caused by a multiplexer 34 included in the data input unit 14 (if the multiplexer 34 is necessary as is described in more detail below).
  • the internal clock generating unit 10 may also include two inverters INV 1 and INV 2 which delay or drive the output from the clock buffering unit 20 .
  • the data input unit 14 and the data mask input unit 16 are controlled by the respective internal clocks ICLK_DQ and ICLK_DM outputted from the internal clock generating unit 10 and the data strobe rising pulse DSRP and the data strobe falling pulse DSFP outputted from the data strobe buffering unit 12 .
  • FIG. 3 is a block diagram showing an example detailed configuration of the data input unit 14 of FIG. 1 .
  • the data input unit 14 includes a data buffering unit 30 , a data latch/alignment unit 32 , a data input strobe generating unit 36 , and a data input/output sense amplifying unit 38 .
  • the data input unit may also include a multiplexer 34 if various data input/output modes (for example, ⁇ 4, ⁇ 8, ⁇ 16) are supported.
  • the data buffering unit 30 buffers the data DIN inputted from the outside the semiconductor memory device to output the buffered data as internal data DATA.
  • the data latch/alignment unit 32 latches the internal data DATA and arranges the internal DATA in parallel such that the internal data DATA is synchronized with the data strobe rising pulse DSRP or the data strobe falling pulse DSFP. Then, the data latch/alignment unit 32 outputs aligned data ALIGN_DATA ⁇ 0:N> (here, ‘N’ is an integer greater than 1).
  • the multiplexer 34 multiplexes the aligned data ALIGN_DATA ⁇ 0:N> corresponding to data input/output modes to output multiplexed data MUX_DATA ⁇ 0:N>.
  • the multiplexer 34 is necessary only when the semiconductor memory device supports various data input/output modes (e.g., ⁇ 4, ⁇ 8, ⁇ 16). For example, in ⁇ 16 mode, the operation of the multiplexer 34 is unnecessary since each data input circuit of the 16 data input circuits receive the data.
  • ⁇ 8 mode or ⁇ 4 mode only 8 or 4 of the 16 data input circuits operate, and the inputted data should be moved through the corresponding data transfer line of data transfer lines when the inputted data are transferred to a data storage area (the data transfer lines are connected correspondingly to the 16 data input circuits).
  • the data input strobe generating unit 36 receives the internal clock ICLK_DQ and a write flag signal WT_FLAG (which is generated during a write command), and the data input strobe generating unit 36 generates a data input strobe pulse DINSTBP.
  • the data input/output sense amplifying unit 38 senses and amplifies the multiplexed data MUX_DATA ⁇ 0:N> synchronously with the data input strobe pulse DINSTBP, and outputs the amplified data GIO_DATA ⁇ 0:N> to a first global input/output line.
  • FIG. 4 is a block diagram showing an example detailed configuration of the data latch/alignment unit 32 if the semiconductor memory device according to an embodiment of the present invention is of a four-bit prefetch structure.
  • the data latch/alignment unit 32 includes a plurality of latch units 40 to 46 . Each latch unit latches either the data DATA or an output from the latch unit of a previous stage synchronously with the data strobe rising pulse DSRP or the data strobe falling pulse DSFP. Therethrough, the data latch/alignment unit 32 outputs aligned data ALGN_RDATA 1 , ALGN_FDATA 1 , ALGN_RDATA 0 , and ALGN_FDATA 0 .
  • the operation of the data input unit 14 including the data buffering unit 30 , the data latch/alignment unit 32 , the multiplexer 34 , the data input strobe generating unit 36 , and the data input/output sense amplifying unit 38 described above will now be described with respect to FIG. 5 .
  • a data strobe signal DQS is inputted, and then the data strobe rising pulse DSRP (which is synchronized with a rising edge of the data strobe signal DQS) and the data strobe falling pulse DSFP (which is synchronized with a falling edge of the data strobe signal DQS) are generated by the data strobe buffering unit 12 .
  • data DIN (D ⁇ 0:7>), which is sequentially inputted from the outside together with the data strobe signal DQS, is inputted into the data latch/alignment unit 32 and aligned using the data strobe rising pulse DSRP and the data strobe falling pulse DSFP.
  • the data latch/alignment unit then outputs aligned data ALGN_RDATA 1 , ALGN_FDATA 1 , ALGN_RDATA 0 , and ALGN_FDATA 0 .
  • the aligned data ALGN_RDATA 1 , ALGN_FDATA 1 , ALGN_RDATA 0 , and ALGN_FDATA 0 outputted from the data latch/alignment unit 32 is multiplexed via the multiplexer 34 to corresponding to the data input/output mode, and then the data is outputted as multiplexed data MUX_FDATA 1 , MUX_RDATA 1 , MUX_FDATA 0 , and MUX_RDATA 0 .
  • the multiplexed data MUX_FDATA 1 , MUX_RDATA 1 , MUX_FDATA 0 , and MUX_RDATA 0 is amplified synchronously with the data input strobe signal DINSTBP generated by the data input strobe generating unit 36 , and the amplified data GIO_DATA ⁇ 0:3>is provided to the write driver 18 via the first global input/output line.
  • the data input strobe signal DINSTBP is a signal generated on the basis of the internal clock ICLK_DQ, and therefore a crossover from the data strobe domain (DQS domain) to the clock domain occurs during the process. This is referred as write domain crossing.
  • FIG. 6 is a block diagram showing an example of the data mask input unit 16 of FIG. 1 .
  • the data mask input unit 16 includes a data mask buffering unit 60 , a data mask latch/alignment unit 62 , a data mask input strobe generating unit 66 , and a data mask input/output sense amplifying unit 68 .
  • the data mask buffering unit 60 buffers the data mask signal inputted from outside the semiconductor memory device to output the buffered data mask signal as internal data mask signal DM.
  • the data mask buffering unit 60 is substantially identical in structure to the data buffering unit 30 of FIG. 3 .
  • the data mask latch/alignment unit 62 latches the internal data mask signal DM and arranges the internal mask signal DM in parallel such that the internal data mask signal DM is synchronized with the data strobe rising pulse DSRP or the data strobe falling pulse DSFP. Then, the data latch/alignment unit 32 outputs aligned data mask signals ALGN_DM ⁇ 0:M> (here, ‘M’ is an integer greater than 1).
  • the data mask latch/alignment unit 62 is substantially identical in structure to the data latch/alignment unit 32 of FIG. 3 .
  • the data mask input strobe generating unit 66 receives the internal clock ICLK_DM and a write flag signal WT_FLAG (which is generated during a write command), and the data mask input strobe generating unit 66 generates a data mask input strobe pulse DMSTBP.
  • the data mask input strobe generating unit 66 is substantially identical in structure to the data input strobe generating unit 36 of FIG. 3 .
  • the data mask input/output sense amplifying unit 68 senses and amplifies the aligned data mask signals ALGN_DM ⁇ 0:M> synchronously with a data mask input strobe pulse DMSTBP, and outputs the amplified data GIO_DM ⁇ 0:M> to a second global input/output line.
  • the data mask input/output sense amplifying unit 68 is substantially identical in structure to the data input/output sense amplifying unit 38 of FIG. 3 .
  • the data mask input unit 16 can be substantially identical in structure to the data input unit 14 , except for the omission of the multiplexer 14 .
  • the internal clock ICLK_DQ provided to the data input strobe generating unit 36 is delayed by more than the internal clock ICLK_DM provided to the data mask input strobe generating unit 66 , and therefore the data mask input strobe pulse DMSTBP, which is provided to the data mask input/output sense amplifying unit 68 , is generated prior to the data input strobe pulse DINSTBP, which is provided to the data input/output sense amplifying unit 38 .
  • the data mask input/output sense amplifying unit 68 outputs the data mask signals GIO_DM ⁇ 0:M> and transfers it to the second global input/output line prior to the data input/output sense amplifying unit 38 , and therefore the data mask signals GIO_DM ⁇ 0:M> are inputted into the write driver 18 prior to the data GIO_DATA ⁇ 0:N >.
  • the semiconductor memory device has a structure in which the data mask signal is transferred to the write driver prior to the data.
  • the semiconductor memory device uses the internal clock, which is formed by buffering the external clock, in the write domain crossing of the data mask signal; and uses the clock delayed by more than the internal clock in the write domain crossing of the data.
  • the multiplexer 34 can be provided in the data input unit 14 (as is shown in FIG. 3 ) when the semiconductor memory device according to an embodiment of the present invention supports various data input/output modes.
  • the amount of delay with respect to the internal clock ICLK_DQ is preferably the same as or larger than the amount of delay caused by the multiplexer 34 .
  • the reason for this is that the data mask input unit 16 does not require a multiplexer, and therefore the data mask signal can be inputted into the write driver prior to the data if the internal clock ICLK_DQ is delayed correspondingly with the amount of delay caused by the multiplexer 34 .
  • the data mask signal is first inputted into the write driver via the second global input/output line, and then the data is inputted into the write driver via the first global input/output line.
  • the data mask input strobe signal is enabled prior to the data input strobe signal due to the difference in delay between the two internal clocks, and therefore the data mask signal always arrives at the write driver prior to the arrival of the data.
  • the present invention provides an advantage, in that the present invention prevents data from being outputted from the write driver without masking, which is caused when the data beats the data mask signal to the write driver.
  • the present invention includes an advantage in that poor data masking (which is caused by a race occurring between the data mask signal and the data) is prevented, since the present invention ensures that the data mask signal will be inputted into the write driver prior to the data.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Dram (AREA)

Abstract

A semiconductor memory device has a data masking function during a write operation. The semiconductor memory device includes a data mask input unit that receives a data mask signal. A data input unit receives data and delays the output of the data more than the output of the data mask signal. A write driver selectively drives the data outputted from the data input unit according to the data mask signal outputted from the data mask input unit. The semiconductor memory device ensures that the data mask signal is inputted into the write driver prior to the input of the data, thus preventing a timing mismatch between data and the data masking signal and poor data masking.

Description

CROSS-REFERENCE TO RELATED APPLICATIONS
The present application claims priority to Korean patent application number 10-2007-0135584 filed on Dec. 21, 2007, which is incorporated herein by reference in its entirety.
BACKGROUND OF THE INVENTION
The present invention relates to a semiconductor memory device, and more particularly to a semiconductor memory device having a data masking function in a write operation and a data masking method of the same.
A semiconductor memory device typically provides a data mask function, where the operation of a write driver is controlled using an externally input data mask signal for masking data in a write operation.
When data is inputted from outside the semiconductor memory device, the data passes through a data input path and is then transferred to the write driver via a global input/output line. The data mask signal passes through a data mask input path which is identical to the path of the data input path, and is then transferred to the write driver via a global input/output line.
The data and the data mask signal inputted into the write driver race to the write driver, i.e., the time at which the write driver receives the data and the data mask signal determines whether the data is masked or not.
However, even though the data input path and the data mask input path are identical, it is possible that the data and data mask signal will not inputted into the write driver at the same time as intended, which is caused by, for example, certain processes or a change in the external environment.
Consequently, if the data mask signal is inputted into the write driver prior to the input of the data, data that should have been protected may in fact not be protected, thereby resulting in a poor data mask function.
SUMMARY OF THE INVENTION
There is provided a semiconductor memory device which can prevent poor data masking caused by a timing mismatch between data and a data masking signal, and a data masking method of the same.
According to a first embodiment of the present invention, there is provided a semiconductor memory device, which includes: a data mask input unit transferring a data mask signal; a data input unit transferring data, wherein the data input unit delays the transfer of data, such that the data outputted from the data input unit is delayed more than the data mask signal outputted from the data mask input unit; and a write driver selectively driving the data outputted from the data input unit according to the data mask signal outputted from the data mask input unit.
Preferably, the data mask input unit outputs the data mask signal to the write driver synchronously with a first internal clock and the data input unit outputs the data to the write driver synchronously with a second internal clock which is delayed more than the first internal clock.
According to a second embodiment of the present invention, there is provided a semiconductor memory device, which includes: an internal clock generating unit generating a first internal clock and a second internal clock which is delayed more than the first internal clock; a data input unit aligning sequentially inputted data in parallel and outputting the aligned data to a first global input/output line synchronously with the second internal clock; a data mask input unit aligning sequentially inputted data mask signals in parallel and outputting the aligned data mask signals to a second global input/output line synchronously with the first internal clock; and a write driver selectively driving the data outputted to the first global input/output line according to the data mask signals outputted to the second global input/output line.
Preferably, the internal clock generating unit includes a buffering unit buffering an external clock and outputting the buffered external clock as the first internal clock; and a delaying unit delaying the first internal clock and outputting the delayed first internal clock as the second internal clock.
According to a third embodiment of the present invention, there is provided a semiconductor memory device, which includes: an internal clock generating unit generating a first internal clock and a second internal clock delayed more than the first internal clock; a data input/output sense amplifying unit receiving data and the second internal clock, and sensing and amplifying the data synchronously with the second internal clock to output the amplified data to a first global input/output line; a data mask input/output sense amplifying unit receiving data mask signal and the first internal clock, and sensing and amplifying the data mask signal synchronously with the first internal clock to output the amplified data mask signal to a second global input/output line; and a write driver selectively driving the data outputted to the first global input/output line according to the data mask signal outputted to the second global input/output line.
Preferably, the internal clock generating unit includes a buffering unit buffering an external clock and outputting the buffered external clock as the first internal clock; and a delaying unit delaying the first internal clock and outputting the delayed first internal clock as the second internal clock.
According to a fourth embodiment of the present invention, there is provided a semiconductor memory device, which includes: an internal clock generating unit generating a first internal clock and a second internal clock delayed more than the first internal clock; a data strobe buffering unit buffering a data strobe signal to output the buffered data strobe signal as a data strobe rising pulse and a data strobe falling pulse; a data input unit receiving the first internal clock, the data strobe rising and falling pulses, and a write flag signal to control sequentially inputted data and outputting the controlled data to a first global input/output line; a data mask input unit receiving the second internal clock, the data strobe rising and falling pulses, and the write flag signal to control sequentially inputted data mask signals and outputting the controlled data mask signals to a second global input/output line; and a write driver selectively driving the data outputted to the first global input/output line according to the data mask signals outputted to the second global input/output line.
Preferably, the internal clock generating unit includes a buffering unit buffering an external clock and outputting the buffered external clock as the first internal clock; and a delaying unit delaying the first internal clock and outputting the delayed first internal clock as the second internal clock.
Preferably, the data input unit includes a data buffering unit buffering the sequentially inputted data; a data latch/alignment unit receiving the data buffered in the data buffering unit and the data strobe rising and falling pulses, and latching and aligning the data in parallel synchronously with the data strobe rising and falling pulses; a data input strobe generating unit receiving the first internal clock and the write flag signal to generate a data input strobe pulse; and a data input/output sense amplifying unit sensing and amplifying the data latched and aligned in the data latch/alignment unit synchronously with the data input strobe pulse to output the amplified data to the first global input/output line.
Preferably, the data input unit further includes a multiplexer connected between the data latch/alignment unit and the data input/output sense amplifying unit, and the multiplexer selects a paths through which the latched and aligned data is outputted to the data latch/alignment unit, and the paths are selected according to a data input/output mode.
Preferably, the amount of delay that the internal clock generating unit delays the first internal clock is equal to or greater than the delay caused by the multiplexer to output the second internal clock.
Preferably, the data mask input unit includes a data mask buffering unit buffering the sequentially inputted data mask signals; a data mask latch/alignment unit receiving the data mask signals buffered in the data mask buffering unit and the data strobe rising and falling pulses, and latching and aligning the data mask signals in parallel synchronously with the data strobe rising and falling pulses; a data mask input strobe generating unit receiving the second internal clock and the write flag signal to generate a data mask input strobe pulse; and a data mask input/output sense amplifying unit sensing and amplifying the data mask signal latched and aligned in the data latch/alignment unit synchronously with the data mask input strobe pulse to output the amplified data mask signals to the second global input/output line.
According to a fifth embodiment of the present invention, there is provided a data masking method of a semiconductor memory device, which includes: a mask signal transferring step transferring a data mask signal inputted from outside the semiconductor memory device to an internal circuit; a data transferring step delaying data inputted from outside the semiconductor memory device more than the data mask signal and transferring the delayed data to the internal circuit; and a data masking step masking the data transferred to the internal circuit with the data mask signal transferred to the internal circuit.
Preferably, in the mask signal transferring step, the data mask signal is transferred to the internal circuit synchronously with a first internal clock; and in the data transferring step, the data is transferred to the internal circuit synchronously with a second internal clock is delayed more than the first internal clock.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a block diagram showing a portion of the write path of a semiconductor memory device according to an embodiment of the present invention.
FIG. 2 is a circuit diagram showing an example detailed configuration of the internal clock generating unit of FIG. 1.
FIG. 3 is a block diagram showing an example detailed configuration of the data input unit of FIG. 1.
FIG. 4 is a block diagram showing an example detailed configuration of the data latch/alignment unit of FIG. 3 with a four-bit prefetch structure.
FIG. 5 is a waveform diagram shown for illustrating the write operation of the data input unit of FIG. 1.
FIG. 6 is a block diagram showing an example detailed configuration of the data mask input unit of FIG. 1.
 DESCRIPTION OF SPECIFIC EMBODIMENTS
Hereinafter, preferred embodiments of the present invention will be described in detail with reference to the accompanying drawings.
The present invention discloses a semiconductor memory device which ensures that a data mask signal is transferred to a write driver prior to data reaching the write driver to prevent poor data masking; and a data masking method of the same.
FIG. 1 is a block diagram showing a portion of the write path of a semiconductor memory device according to an embodiment of the present invention.
Referring to FIG. 1, the semiconductor memory device includes a data input unit 14, a data mask input unit 16, and a write driver 18.
The data input unit 14 and the data mask input unit 16 transfer data DIN and a data mask signal DMIN, which are each inputted from outside the semiconductor memory device, to the write driver 18, respectively. The transfer of data DIN is delayed more than the transfer of data mask signal DMIN using an internal clock generating unit 10 (described in more detail below).
The write driver 18 is controlled by the data mask signal GIO_DM (which is transferred from the data mask input unit 16) to selectively drives data GIO_DATA transferred from the data input unit 14, and outputs the data as output data DOUT.
The data input unit 14 and the data mask input unit 16 are controlled by internal clocks ICLK_DQ and ICLK_DM and the data strobe rising pulse DSRP and data strobe falling pulse DSFP when transferring the data DIN and the data mask signal DMIN, respectively. The internal clocks ICLK_DQ and ICLK_DM are outputted from the internal clock generating unit 10, and the data strobe rising pulse DSRP and data strobe falling pulse DSFP are outputted from a data strobe buffering unit 12.
The internal clock generating unit 10 receives an external clock CLK and an inverted external clock CLKB (which is formed by an inversion of the external clock CLK) and then generates the internal clock ICLK_DQ and the internal clock ICLK_DM which is delayed more than the internal clock ICLK_DQ by the internal clock generating unit 10.
The data strobe buffering unit 12 buffers a data strobe signal DQS to generate the data strobe rising pulse DSRP and the data strobe falling pulse DSFP.
FIG. 2 is a circuit diagram showing an example detailed configuration of the internal clock generating unit 10.
Referring to FIG. 2, the internal clock generating unit 10 includes: a clock buffering unit 20, which buffers the external clock CLK and the inverted external clock CLKB to output the internal clock ICLK_DM; and a delaying unit 22, which delays the internal clock ICLK_DM to output the delayed internal clock as the internal clock ICLK_DQ. The delay unit 22 preferably delays the internal clock ICLK_DM by the same amount or an amount larger than the amount of delay caused by a multiplexer 34 included in the data input unit 14 (if the multiplexer 34 is necessary as is described in more detail below).
The internal clock generating unit 10 may also include two inverters INV1 and INV2 which delay or drive the output from the clock buffering unit 20.
The data input unit 14 and the data mask input unit 16 are controlled by the respective internal clocks ICLK_DQ and ICLK_DM outputted from the internal clock generating unit 10 and the data strobe rising pulse DSRP and the data strobe falling pulse DSFP outputted from the data strobe buffering unit 12.
FIG. 3 is a block diagram showing an example detailed configuration of the data input unit 14 of FIG. 1.
Referring to FIG. 3, the data input unit 14 includes a data buffering unit 30, a data latch/alignment unit 32, a data input strobe generating unit 36, and a data input/output sense amplifying unit 38. The data input unit may also include a multiplexer 34 if various data input/output modes (for example, ×4, ×8, ×16) are supported.
The data buffering unit 30 buffers the data DIN inputted from the outside the semiconductor memory device to output the buffered data as internal data DATA.
The data latch/alignment unit 32 latches the internal data DATA and arranges the internal DATA in parallel such that the internal data DATA is synchronized with the data strobe rising pulse DSRP or the data strobe falling pulse DSFP. Then, the data latch/alignment unit 32 outputs aligned data ALIGN_DATA<0:N> (here, ‘N’ is an integer greater than 1).
The multiplexer 34 multiplexes the aligned data ALIGN_DATA<0:N> corresponding to data input/output modes to output multiplexed data MUX_DATA<0:N>. Here, the multiplexer 34 is necessary only when the semiconductor memory device supports various data input/output modes (e.g., ×4, ×8, ×16). For example, in ×16 mode, the operation of the multiplexer 34 is unnecessary since each data input circuit of the 16 data input circuits receive the data. However, in ×8 mode or ×4 mode, only 8 or 4 of the 16 data input circuits operate, and the inputted data should be moved through the corresponding data transfer line of data transfer lines when the inputted data are transferred to a data storage area (the data transfer lines are connected correspondingly to the 16 data input circuits).
The data input strobe generating unit 36 receives the internal clock ICLK_DQ and a write flag signal WT_FLAG (which is generated during a write command), and the data input strobe generating unit 36 generates a data input strobe pulse DINSTBP.
The data input/output sense amplifying unit 38 senses and amplifies the multiplexed data MUX_DATA<0:N> synchronously with the data input strobe pulse DINSTBP, and outputs the amplified data GIO_DATA<0:N> to a first global input/output line.
FIG. 4 is a block diagram showing an example detailed configuration of the data latch/alignment unit 32 if the semiconductor memory device according to an embodiment of the present invention is of a four-bit prefetch structure.
Referring to FIG. 4, the data latch/alignment unit 32 includes a plurality of latch units 40 to 46. Each latch unit latches either the data DATA or an output from the latch unit of a previous stage synchronously with the data strobe rising pulse DSRP or the data strobe falling pulse DSFP. Therethrough, the data latch/alignment unit 32 outputs aligned data ALGN_RDATA1, ALGN_FDATA1, ALGN_RDATA0, and ALGN_FDATA0.
The operation of the data input unit 14 including the data buffering unit 30, the data latch/alignment unit 32, the multiplexer 34, the data input strobe generating unit 36, and the data input/output sense amplifying unit 38 described above will now be described with respect to FIG. 5.
Referring to FIG. 5, a data strobe signal DQS is inputted, and then the data strobe rising pulse DSRP (which is synchronized with a rising edge of the data strobe signal DQS) and the data strobe falling pulse DSFP (which is synchronized with a falling edge of the data strobe signal DQS) are generated by the data strobe buffering unit 12.
Then, data DIN (D<0:7>), which is sequentially inputted from the outside together with the data strobe signal DQS, is inputted into the data latch/alignment unit 32 and aligned using the data strobe rising pulse DSRP and the data strobe falling pulse DSFP. The data latch/alignment unit then outputs aligned data ALGN_RDATA1, ALGN_FDATA1, ALGN_RDATA0, and ALGN_FDATA0.
The aligned data ALGN_RDATA1, ALGN_FDATA1, ALGN_RDATA0, and ALGN_FDATA0 outputted from the data latch/alignment unit 32 is multiplexed via the multiplexer 34 to corresponding to the data input/output mode, and then the data is outputted as multiplexed data MUX_FDATA1, MUX_RDATA1, MUX_FDATA0, and MUX_RDATA0.
The multiplexed data MUX_FDATA1, MUX_RDATA1, MUX_FDATA0, and MUX_RDATA0 is amplified synchronously with the data input strobe signal DINSTBP generated by the data input strobe generating unit 36, and the amplified data GIO_DATA<0:3>is provided to the write driver 18 via the first global input/output line. The data input strobe signal DINSTBP is a signal generated on the basis of the internal clock ICLK_DQ, and therefore a crossover from the data strobe domain (DQS domain) to the clock domain occurs during the process. This is referred as write domain crossing.
FIG. 6 is a block diagram showing an example of the data mask input unit 16 of FIG. 1.
Referring to FIG. 6, the data mask input unit 16 includes a data mask buffering unit 60, a data mask latch/alignment unit 62, a data mask input strobe generating unit 66, and a data mask input/output sense amplifying unit 68.
The data mask buffering unit 60 buffers the data mask signal inputted from outside the semiconductor memory device to output the buffered data mask signal as internal data mask signal DM. Preferably, the data mask buffering unit 60 is substantially identical in structure to the data buffering unit 30 of FIG. 3.
The data mask latch/alignment unit 62 latches the internal data mask signal DM and arranges the internal mask signal DM in parallel such that the internal data mask signal DM is synchronized with the data strobe rising pulse DSRP or the data strobe falling pulse DSFP. Then, the data latch/alignment unit 32 outputs aligned data mask signals ALGN_DM<0:M> (here, ‘M’ is an integer greater than 1). Preferably, the data mask latch/alignment unit 62 is substantially identical in structure to the data latch/alignment unit 32 of FIG. 3.
The data mask input strobe generating unit 66 receives the internal clock ICLK_DM and a write flag signal WT_FLAG (which is generated during a write command), and the data mask input strobe generating unit 66 generates a data mask input strobe pulse DMSTBP. Preferably, the data mask input strobe generating unit 66 is substantially identical in structure to the data input strobe generating unit 36 of FIG. 3.
The data mask input/output sense amplifying unit 68 senses and amplifies the aligned data mask signals ALGN_DM<0:M> synchronously with a data mask input strobe pulse DMSTBP, and outputs the amplified data GIO_DM<0:M> to a second global input/output line. Preferably, the data mask input/output sense amplifying unit 68 is substantially identical in structure to the data input/output sense amplifying unit 38 of FIG. 3.
As such, the data mask input unit 16 can be substantially identical in structure to the data input unit 14, except for the omission of the multiplexer 14. However, the internal clock ICLK_DQ provided to the data input strobe generating unit 36 is delayed by more than the internal clock ICLK_DM provided to the data mask input strobe generating unit 66, and therefore the data mask input strobe pulse DMSTBP, which is provided to the data mask input/output sense amplifying unit 68, is generated prior to the data input strobe pulse DINSTBP, which is provided to the data input/output sense amplifying unit 38.
Therefore, the data mask input/output sense amplifying unit 68 outputs the data mask signals GIO_DM<0:M> and transfers it to the second global input/output line prior to the data input/output sense amplifying unit 38, and therefore the data mask signals GIO_DM<0:M> are inputted into the write driver 18 prior to the data GIO_DATA<0:N >.
As described above, the semiconductor memory device according to an embodiment of the present invention has a structure in which the data mask signal is transferred to the write driver prior to the data.
As one example, the semiconductor memory device according to an embodiment of the present invention uses the internal clock, which is formed by buffering the external clock, in the write domain crossing of the data mask signal; and uses the clock delayed by more than the internal clock in the write domain crossing of the data.
As described above, the multiplexer 34 can be provided in the data input unit 14 (as is shown in FIG. 3) when the semiconductor memory device according to an embodiment of the present invention supports various data input/output modes. In this case, the amount of delay with respect to the internal clock ICLK_DQ is preferably the same as or larger than the amount of delay caused by the multiplexer 34. The reason for this is that the data mask input unit 16 does not require a multiplexer, and therefore the data mask signal can be inputted into the write driver prior to the data if the internal clock ICLK_DQ is delayed correspondingly with the amount of delay caused by the multiplexer 34.
Accordingly, the data mask signal is first inputted into the write driver via the second global input/output line, and then the data is inputted into the write driver via the first global input/output line.
In other words, the data mask input strobe signal is enabled prior to the data input strobe signal due to the difference in delay between the two internal clocks, and therefore the data mask signal always arrives at the write driver prior to the arrival of the data.
Therefore, the present invention provides an advantage, in that the present invention prevents data from being outputted from the write driver without masking, which is caused when the data beats the data mask signal to the write driver.
Additionally, the present invention includes an advantage in that poor data masking (which is caused by a race occurring between the data mask signal and the data) is prevented, since the present invention ensures that the data mask signal will be inputted into the write driver prior to the data.
Those skilled in the art will appreciate that the specific embodiments disclosed in the foregoing description may be readily utilized as a basis for modifying or designing other embodiments for carrying out the same purposes of the present invention. Those skilled in the art will also appreciate that such equivalent embodiments do not depart from the spirit and scope of the invention as set forth in the appended claims.

Claims (14)

1. A semiconductor memory device, comprising:
a data mask input unit transferring a data mask signal;
a data input unit transferring data, wherein the data input unit delays the transfer of data, such that the data outputted from the data input unit is delayed more than the data mask signal outputted from the data mask input unit; and
a write driver selectively driving the delayed data outputted from the data input unit according to the data mask signal outputted from the data mask input unit, and outputting the data selectively driven as output data.
2. The semiconductor memory device as set forth in claim 1, wherein the data mask input unit outputs the data mask signal to the write driver synchronously with a first internal clock and the data input unit outputs the data to the write driver synchronously with a second internal clock delayed more than the first internal clock.
3. A semiconductor memory device, comprising:
an internal clock generating unit generating a first internal clock and a second internal clock delayed more than the first internal clock;
a data input unit aligning sequentially inputted data in parallel and outputting the aligned data to a first global input/output line synchronously with the second internal clock;
a data mask input unit aligning sequentially inputted data mask signals in parallel and outputting the aligned data mask signals to a second global input/output line synchronously with the first internal clock; and
a write driver selectively driving the data outputted to the first global input/output line according to the data mask signals outputted to the second global input/output line.
4. The semiconductor memory device as set forth in claim 3, wherein the internal clock generating unit comprises:
a buffering unit buffering an external clock and outputting the buffered external clock as the first internal clock; and
a delaying unit delaying the first internal clock and outputting the delayed first internal clock as the second internal clock.
5. A semiconductor memory device, comprising:
an internal clock generating unit generating a first internal clock and a second internal clock delayed more than the first internal clock;
a data input/output sense amplifying unit receiving data and the second internal clock and sensing and amplifying the data synchronously with the second internal clock to output the amplified data to a first global input/output line;
a data mask input/output sense amplifying unit receiving a data mask signal and the first internal clock and sensing and amplifying the data mask signal synchronously with the first internal clock to output the amplified data mask signal to a second global input/output line; and
a write driver selectively driving the data outputted to the first global input/output line according to the data mask signal outputted to the second global input/output line.
6. The semiconductor memory device as set forth in claim 5, wherein the internal clock generating unit comprises:
a buffering unit buffering an external clock and outputting the buffered external clock as the first internal clock; and
a delaying unit delaying the first internal clock and outputting the delayed first internal clock as the second internal clock.
7. A semiconductor memory device, comprising:
an internal clock generating unit generating a first internal clock and a second internal clock delayed more than the first internal clock;
a data strobe buffering unit buffering a data strobe signal to output the buffered data strobe signal as a data strobe rising pulse and a data strobe falling pulse;
a data input unit receiving the first internal clock, the data strobe rising and falling pulses, and a write flag signal to control sequentially inputted data and outputting the controlled data to a first global input/output line;
a data mask input unit receiving the second internal clock, the data strobe rising and falling pulses, and the write flag signal to control sequentially inputted data mask signals, and outputting the controlled data mask signals to a second global input/output line; and
a write driver selectively driving the data outputted to the first global input/output line according to the data mask signals outputted to the second global input/output line.
8. The semiconductor memory device as set forth in claim 7, wherein the internal clock generating unit comprises:
a buffering unit buffering an external clock and outputting the buffered external clock as the first internal clock; and
a delaying unit delaying the first internal clock and outputting the delayed first internal clock as the second internal clock.
9. The semiconductor memory device as set forth in claim 7, wherein the data input unit comprises:
a data buffering unit buffering the sequentially inputted data;
a data latch/alignment unit receiving the data buffered in the data buffering unit and the data strobe rising and falling pulses, and latching and aligning the data in parallel synchronously with the data strobe rising and falling pulses;
a data input strobe generating unit receiving the first internal clock and the write flag signal to generate a data input strobe pulse; and
a data input/output sense amplifying unit sensing and amplifying the data latched and aligned in the data latch/alignment unit synchronously with the data input strobe pulse to output the amplified data to the first global input/output line.
10. The semiconductor memory device as set forth in claim 9, wherein the data input unit further comprises a multiplexer connected between the data latch/alignment unit and the data input/output sense amplifying unit, wherein the multiplexer selects paths through which the latched and aligned data is outputted to the data latch/alignment unit, wherein the paths are selected according to a data input/output mode.
11. The semiconductor memory device as set forth in claim 10, wherein the amount of delay that the internal clock generating unit delays the first internal clock is equal to or greater than the delay caused by the multiplexer to output the second internal clock.
12. The semiconductor memory device as set forth in claim 7, wherein the data mask input unit comprises:
a data mask buffering unit buffering the sequentially inputted data mask signals;
a data mask latch/alignment unit receiving the data mask signals buffered in the data mask buffering unit and the data strobe rising and falling pulses, and latching and aligning the data mask signals in parallel synchronously with the data strobe rising and falling pulses;
a data mask input strobe generating unit receiving the second internal clock and the write flag signal to generate a data mask input strobe pulse; and
a data mask input/output sense amplifying unit sensing and amplifying the data mask signals latched and aligned in the data latch/alignment unit synchronously with the data mask input strobe pulse to output the amplified data mask signals to the second global input/output line.
13. A method of data masking in a semiconductor memory device comprising the steps of:
transferring a data mask signal inputted from outside the semiconductor memory device to an internal circuit;
delaying data inputted from outside the semiconductor device more than the data mask signal and transferring the delayed data to the internal circuit;
the delayed data transferred to the internal circuit with the data mask signal transferred to the internal circuit; and
outputting the data selectively driven as output data.
14. The method of claim 13, wherein:
when transferring the data mask signal, the data mask signal is transferred to the internal circuit synchronously with a first internal clock and,
when delaying and transferring the data, the data is transferred to the internal circuit synchronously with a second internal clock delayed more than the first internal clock.
US12/137,699 2007-12-21 2008-06-12 Semiconductor memory device and data masking method of the same Active 2029-01-28 US7843763B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1020070135584A KR100907008B1 (en) 2007-12-21 2007-12-21 Semiconductor memory device and data masking method of the same
KR10-2007-0135584 2007-12-21

Publications (2)

Publication Number Publication Date
US20090161445A1 US20090161445A1 (en) 2009-06-25
US7843763B2 true US7843763B2 (en) 2010-11-30

Family

ID=40788430

Family Applications (1)

Application Number Title Priority Date Filing Date
US12/137,699 Active 2029-01-28 US7843763B2 (en) 2007-12-21 2008-06-12 Semiconductor memory device and data masking method of the same

Country Status (3)

Country Link
US (1) US7843763B2 (en)
KR (1) KR100907008B1 (en)
TW (1) TWI385671B (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140258607A1 (en) * 2013-03-05 2014-09-11 Samsung Electronics Co., Ltd. Semiconductor memory device and method of operating the same
TWI718719B (en) * 2019-07-30 2021-02-11 大陸商廈門星宸科技有限公司 Memory controller, method for read control of memory, and associated storage system

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100903372B1 (en) * 2008-05-06 2009-06-23 주식회사 하이닉스반도체 Semiconductor memory device
KR101003119B1 (en) * 2008-11-18 2010-12-21 주식회사 하이닉스반도체 Apparatus for writing data of semiconductor integrated circuit
KR20100101449A (en) * 2009-03-09 2010-09-17 삼성전자주식회사 Memory device, mask data trasmitting method and input data aligning method of thereof
KR20120095700A (en) 2011-02-21 2012-08-29 에스케이하이닉스 주식회사 Semiconductor memory apparatus

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6744678B2 (en) * 2001-09-24 2004-06-01 Hynix Semiconductor Inc. Semiconductor memory device capable of masking undesired column access signal
US7038953B2 (en) * 2004-03-26 2006-05-02 Nec Corporation Memory interface control circuit and memory interface control method
KR20060101334A (en) 2005-03-18 2006-09-22 닛본 덴끼 가부시끼가이샤 Memory interface control circuit
US7573757B2 (en) * 2005-06-30 2009-08-11 Hynix Semiconductor, Inc. Semiconductor memory device
US20090207676A1 (en) * 2008-02-14 2009-08-20 Park Ki Chon Semiconductor memory device having reduced current consumption during data mask function

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000048567A (en) * 1998-05-22 2000-02-18 Mitsubishi Electric Corp Synchronous semiconductor memory
JP3259696B2 (en) * 1998-10-27 2002-02-25 日本電気株式会社 Synchronous semiconductor memory device
JP2000207900A (en) * 1999-01-12 2000-07-28 Mitsubishi Electric Corp Synchronizing type semiconductor memory
JP2001028186A (en) * 1999-05-13 2001-01-30 Nec Corp Semiconductor memory, access method for it, and data processing system
KR100299181B1 (en) * 1999-07-15 2001-11-01 윤종용 Semiconductor memory device and write data masking method of this device
JP4515566B2 (en) * 1999-11-09 2010-08-04 富士通セミコンダクター株式会社 Semiconductor integrated circuit
US6788593B2 (en) * 2001-02-28 2004-09-07 Rambus, Inc. Asynchronous, high-bandwidth memory component using calibrated timing elements
US6662279B2 (en) * 2001-03-07 2003-12-09 Micron Technology, Inc. DQ mask to force internal data to mask external data in a flash memory
JP2003059298A (en) * 2001-08-09 2003-02-28 Mitsubishi Electric Corp Semiconductor memory
TW565856B (en) * 2001-10-09 2003-12-11 Via Tech Inc Switch circuit able to improve the memory write timing and the operating method thereof
US7370169B2 (en) * 2003-06-30 2008-05-06 Raytheon Company Efficient memory controller
JP2006004559A (en) * 2004-06-18 2006-01-05 Elpida Memory Inc Semiconductor storage device

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6744678B2 (en) * 2001-09-24 2004-06-01 Hynix Semiconductor Inc. Semiconductor memory device capable of masking undesired column access signal
US7038953B2 (en) * 2004-03-26 2006-05-02 Nec Corporation Memory interface control circuit and memory interface control method
KR20060101334A (en) 2005-03-18 2006-09-22 닛본 덴끼 가부시끼가이샤 Memory interface control circuit
US7573757B2 (en) * 2005-06-30 2009-08-11 Hynix Semiconductor, Inc. Semiconductor memory device
US20090207676A1 (en) * 2008-02-14 2009-08-20 Park Ki Chon Semiconductor memory device having reduced current consumption during data mask function

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140258607A1 (en) * 2013-03-05 2014-09-11 Samsung Electronics Co., Ltd. Semiconductor memory device and method of operating the same
US9230621B2 (en) * 2013-03-05 2016-01-05 Samsung Electronics Co., Ltd. Semiconductor memory device with signal reshaping and method of operating the same
TWI718719B (en) * 2019-07-30 2021-02-11 大陸商廈門星宸科技有限公司 Memory controller, method for read control of memory, and associated storage system
US11227642B2 (en) 2019-07-30 2022-01-18 Sigmastar Technology Ltd. Memory controller, method for read control of memory, and associated storage system

Also Published As

Publication number Publication date
US20090161445A1 (en) 2009-06-25
TW200929241A (en) 2009-07-01
KR20090067803A (en) 2009-06-25
KR100907008B1 (en) 2009-07-08
TWI385671B (en) 2013-02-11

Similar Documents

Publication Publication Date Title
KR100866130B1 (en) Data alignment circuit and data alignment method for semiconductor memory device
US6603686B2 (en) Semiconductor memory device having different data rates in read operation and write operation
US7038972B2 (en) Double data rate synchronous dynamic random access memory semiconductor device
US8027210B2 (en) Data input apparatus with improved setup/hold window
US7457190B2 (en) Data latch controller of synchronous memory device
US8064277B2 (en) Control circuit of read operation for semiconductor memory apparatus
US7843763B2 (en) Semiconductor memory device and data masking method of the same
US7719904B2 (en) Data input circuit for a semiconductor memory capable of adapting to a phase skew between a data strobe signal and an external clock signal
US6850444B2 (en) Data input device of a DDR SDRAM
US6714471B2 (en) Semiconductor memory device having preamplifier with improved data propagation speed
US20110085401A1 (en) Semiconductor memory device
US20080159056A1 (en) Internal address generation circuit and internal address generation method
US7369448B2 (en) Input circuit for memory device
US20080157845A1 (en) Clock buffer circuit, semiconductor memory device and method for controlling an input thereof
KR100930408B1 (en) A semiconductor integrated circuit
US8634245B2 (en) Control circuit of read operation for semiconductor memory apparatus
KR100951657B1 (en) Data Strobe Buffer Circuit And Data Input Buffer Device Using The Same
KR20080001977A (en) Circuit for outputting data in semiconductor memory apparatus
KR100903381B1 (en) Semiconductor memory device and method for driving the same
US8213245B2 (en) Semiconductor memory device
US7548106B2 (en) Internal read signal generator and semiconductor memory device having the same
KR20080047027A (en) Semiconductor memory device and method for driving the same
KR20040093814A (en) Synchronous memory device for enhancing data align margin

Legal Events

Date Code Title Description
AS Assignment

Owner name: HYNIX SEMICONDUCTOR INC.,KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LEE, SANG HEE;REEL/FRAME:021086/0163

Effective date: 20080527

Owner name: HYNIX SEMICONDUCTOR INC., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LEE, SANG HEE;REEL/FRAME:021086/0163

Effective date: 20080527

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552)

Year of fee payment: 8

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 12