US7263766B2 - Insulating substrate, manufacturing method thereof, and module semiconductor device with insulating substrate - Google Patents

Insulating substrate, manufacturing method thereof, and module semiconductor device with insulating substrate Download PDF

Info

Publication number
US7263766B2
US7263766B2 US10/351,312 US35131203A US7263766B2 US 7263766 B2 US7263766 B2 US 7263766B2 US 35131203 A US35131203 A US 35131203A US 7263766 B2 US7263766 B2 US 7263766B2
Authority
US
United States
Prior art keywords
layers
insulating substrate
ceramic layers
ceramic
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime, expires
Application number
US10/351,312
Other versions
US20030168729A1 (en
Inventor
Yutaka Ishiwata
Kosoku Nagata
Toshio Shimizu
Hiroyuki Hiramoto
Yasuhiko Taniguchi
Kouji Araki
Hiroshi Fukuyoshi
Hiroshi Komorita
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to US10/351,312 priority Critical patent/US7263766B2/en
Publication of US20030168729A1 publication Critical patent/US20030168729A1/en
Application granted granted Critical
Publication of US7263766B2 publication Critical patent/US7263766B2/en
Adjusted expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0213—Electrical arrangements not otherwise provided for
    • H05K1/0254—High voltage adaptations; Electrical insulation details; Overvoltage or electrostatic discharge protection ; Arrangements for regulating voltages or for using plural voltages
    • H05K1/0256—Electrical insulation details, e.g. around high voltage areas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/12—Mountings, e.g. non-detachable insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49822—Multilayer substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/562—Protection against mechanical damage
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01019—Potassium [K]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01057—Lanthanum [La]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0132—Binary Alloys
    • H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161—Cap
    • H01L2924/1615—Shape
    • H01L2924/16152—Cap comprising a cavity for hosting the device, e.g. U-shaped cap
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/03—Use of materials for the substrate
    • H05K1/0306—Inorganic insulating substrates, e.g. ceramic, glass
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09145—Edge details
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S428/00—Stock material or miscellaneous articles
    • Y10S428/901—Printed circuit
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49121—Beam lead frame or beam lead device
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49126—Assembling bases
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155—Manufacturing circuit on or in base
    • Y10T29/49165—Manufacturing circuit on or in base by forming conductive walled aperture in base

Definitions

  • the present invention relates to an insulating substrate composed of insulative ceramic layers having a proper breakdown voltage, a method of manufacturing such an insulating substrate, and a semiconductor device employing the insulating substrate.
  • the present invention also relates to a module semiconductor device such as a power semiconductor device having semiconductor chips to control large current.
  • the module semiconductor devices are widely used as power sources to drive vehicles or large motors in rolling plants and chemical plants.
  • the module semiconductor devices are capable of not only handling large current but also providing a high breakdown voltage of, for example, 5 kV. In the future, a breakdown voltage of 10 kV or higher will be required. A higher current value means higher heat generation.
  • the module semiconductor devices must efficiently dissipate heat from semiconductor chips, and for this, they must be made of material of high thermal conductivity.
  • FIG. 1B is a sectional view showing a module semiconductor device 65 according to a prior art.
  • Semiconductor chips 57 are joined to the top surface of an insulating substrate 51 with a solder layer 59 .
  • the bottom surface of the insulating substrate 51 is joined to the top surface of a base 60 with a solder layer 61 .
  • the base 60 is made of metal or a composite material of metal and ceramics.
  • the semiconductor chips 57 , solder layers 59 and 61 , and insulating substrate 51 are sealed with insulative sealing resin 63 and are packed in an insulative resin case 64 , to form the module semiconductor device 65 .
  • a water- or air-cooled heat sink 66 is fixed to the bottom surface of the base 60 with bolts 67 .
  • FIG. 1A shows the insulating substrate 51 of the module semiconductor device 65 of FIG. 1B .
  • the insulating substrate 51 consists of an insulative ceramic layer 52 and conductive layers 55 and 56 .
  • the conductive layers 55 and 56 are joined to the top and bottom surfaces of the ceramic layer 52 , respectively, by direct bonding copper method or active metal brazing method.
  • the module semiconductor device 65 of the prior art dissipates heat from the semiconductor chips 57 to the insulating substrate 51 , base 60 , and heat sink 66 . Therefore, the insulating substrate 51 , in particular, the conductive layers 55 and 56 must have good thermal conductivity.
  • the conductive layers 55 and 56 are usually made of copper, aluminum, an alloy thereof, or a composite material thereof.
  • a breakdown voltage of the module semiconductor device 65 is determined by that of the semiconductor chips 57 , which is determined by that of the insulating substrate 51 . To improve the breakdown voltage of the module semiconductor device 65 , it is necessary to improve the breakdown voltage of the insulating substrate 51 . Improving the breakdown voltage of the insulating substrate 51 is achievable by thickening the ceramic layer 52 .
  • the ceramic layer 52 may be made of aluminum oxide (Al 2 O 3 ) or aluminum nitride (AlN) having a good dielectric property.
  • a module semiconductor device has a layered structure of semiconductor chips and an insulative ceramic layer that have low thermal expansion coefficients, and conductive layers and a base that have high thermal expansion coefficients. When the semiconductor chips are energized, they generate heat to repeatedly apply large thermal stress onto these elements and sometimes crack the ceramic layer to cause a dielectric breakdown.
  • Japanese Unexamined Patent Publication No. 9-275166 forms a layer of refractory metal such as tungsten (W) and molybdenum (Mo) whose thermal expansion coefficients are close to that of an insulative ceramic layer of an insulating substrate, on each of the top and bottom surfaces of the ceramic layer, to relax thermal stress on the ceramic layer and reinforce the same.
  • the refractory metal however, has lower thermal conductivity than copper and aluminum, and therefore, is not always preferable in terms of cooling semiconductor chips.
  • the conventional copper and aluminum plastically deform to relax thermal stress on an insulative ceramic layer.
  • the refractory metal has a very high elastic coefficient and yield strength, and therefore, provides no stress relaxing effect.
  • Japanese Unexamined Patent Publication Nos. 8-195450 and 8-195458 employ aluminum oxide to form an insulative ceramic layer to prevent cracks.
  • Aluminum oxide may be stronger than aluminum nitride but has lower thermal conductivity than the aluminum nitride. This low thermal conductivity of aluminum oxide may further drop if reinforcing elements are added to aluminum oxide.
  • Materials used to form insulative ceramic layers generally have low fracture toughness and high crack sensitivity. Even a fine defect on the surface of an insulative ceramic layer may start a crack running across the thickness thereof.
  • the inventors of the present invention studied the details of breaking behavior of insulating substrates through thermal cycles and found that the fracture toughness of insulative ceramic materials is very low compared with that of metal materials, and once a crack occurs on a layer made of an insulative ceramic material, it quickly propagates across the thickness of the layer.
  • the insulative ceramic materials have a breakdown voltage of 10 kV or above per a thickness of 1-mm. However, even a fine crack across the 1-mm thickness deteriorates the breakdown voltage to that of air, i.e., about 3 to 4 kV. This may instantaneously cause a dielectric breakdown of a module semiconductor device that employs the ceramic layer. In high humidity, the breakdown voltage of air further deteriorates to cause a dielectric breakdown at a voltage lower than 3 kV or 4 kV.
  • an insulative ceramic layer of 1-mm thick has no cracks running across the thickness thereof, it will maintain a breakdown voltage of 10 kV or higher. It is important, therefore, to prevent cracks on insulative ceramic layers.
  • Ceramic materials have individual strength values that widely vary from material to material. Accordingly, strength test data for a given ceramic material must statistically be processed with the use of standard deviations and Weibull distributions before determining a stress threshold for the ceramic material. Once the stress threshold is determined, it is used to design a module semiconductor device that employs the ceramic material.
  • An object of the present invention is to provide an insulating substrate having a high breakdown voltage to achieve high reliability.
  • Another object of the present invention is to provide a method of manufacturing an insulating substrate that has a high breakdown voltage and is reliable.
  • Still another object of the present invention is to provide a module semiconductor device that has a high breakdown voltage and is reliable.
  • a first aspect of the present invention provides an insulating substrate consisting of insulative ceramic layers, an intermediate layer arranged between adjacent ones of the ceramic layers to join them together, a first conductive layer joined to the top surface of a top one of the ceramic layers, and a second conductive layer joined to the bottom surface of a bottom one of the ceramic layers.
  • the first aspect joins insulative ceramic layers each having a predetermined breakdown voltage to one another with intermediate layers and arranges a first conductive layer on the top surface of a top one of the ceramic layers and a second conductive layer on the bottom surface of a bottom one of the ceramic layers.
  • the intermediate layers are made of a material that is different from a material of the ceramic layers.
  • an insulating substrate has a creepage surface (to be explained alter) having a low breakdown voltage. Accordingly, it is insufficient for an insulative ceramic layer to have a thickness that secures a required breakdown voltage. Namely, the ceramic layer must have a thickness that secures the required breakdown voltage even at a creepage surface.
  • the present invention employs a plurality of insulative ceramic layers to solve this problem without greatly increasing the thickness of an insulating substrate. Manufacturing thin insulative ceramic layers is more productive and cost saving than manufacturing thick insulative ceramic layers. The thin ceramic layers have a reduced volume, which leads to reduce a probability of defects and improve reliability.
  • the first aspect selects materials for forming the insulating substrate. These materials will be explained.
  • the insulative ceramic layers of the insulating substrate may be made from a material selected from the group consisting of metal oxides and metal nitrides.
  • the intermediate layers of the insulating substrate may be made of a metal whose yield strength is half or below the fracture strength of the material for the insulative ceramic layers, or metal or ceramics whose thermal expansion coefficient is within a range of ⁇ 2 ⁇ 10 ⁇ 6 /K of that of the material for the insulative ceramic layers.
  • the first and second conductive layers of the insulating substrate may be made of a material selected from the group consisting of copper, aluminum, and alloys of copper and aluminum. If the insulating substrate consists of three or more insulative ceramic layers, the top and bottom ones of the ceramic layers may be made of a material whose strength and fracture toughness are higher than those of a material for the remaining ceramic layers.
  • the insulating substrate may be produced by joining a copper layer to each of the top and bottom surfaces of each insulative ceramic layer and by joining the copper layers together.
  • the insulative ceramic layers, intermediate layers, and first and second conductive layers are joined together by a method selected from the group consisting of soldering method, active metal brazing method, and direct bonding copper method.
  • each end face of each insulative ceramic layer is protruded from the end faces of the first and second conductive layers and intermediate layers by 0.5 mm or more, preferably, 1.0 mm or more.
  • Each corner of the insulative ceramic layers, first and second conductive layers, and intermediate layers may have a radius of curvature of 0.5 mm or larger, preferably, 1.0 mm or larger.
  • Each edge of the insulative ceramic layers may be chamfered by a size of 1 ⁇ 5 or larger of the thickness of the insulative ceramic layer at an angle in the range of 30 to 60 degrees with respect to a vertical.
  • a creepage surface of the insulating substrate may be provided with an insulator inserted into a gap between the insulative ceramic layers. An end face of the insulator may be protruded from the end faces of the insulative ceramic layers. The surface of each insulative ceramic layer that is exposed to atmosphere may be covered with an insulator that blocks moisture.
  • Thermal stress acting on each insulative ceramic layer is calculated from statistical data related to the strength of a material of the insulative ceramic layer. If two insulative ceramic layers are laid one upon another to form an insulating substrate, a probability of the two ceramic layers causing a breakage will be one several tens of thousandths. If higher reliability is required, three insulative ceramic layers may be employed to form an insulating substrate to greatly reduce a probability of causing a breakage.
  • a second aspect of the present invention provides a method of manufacturing an insulating substrate, including the steps of fixing a plurality of insulative ceramic layers at given intervals in a forging die, pouring molten metal into the forging die, forging and solidifying the molten metal to form each intermediate layer between adjacent ones of the ceramic layers to join them together, a first conductive layer on the top surface of a top one of the ceramic layers, and a second conductive layer on the bottom surface of a bottom one of the ceramic layers, and removing excess parts from the solidified metal to complete the insulating substrate.
  • the “given intervals” are set to be proper for forming the intermediate layers when the molten metal solidifies.
  • the step of removing excess parts to complete the insulating substrate may be carried out by machining or electrolytic etching.
  • the second aspect involves no joint layers formed by soldering method or active metal brazing method, and therefore, causes no strength problem and improves the thermal cycle resistance of the insulating substrate.
  • the second aspect involves a large quantity of molten metal when forging the insulating substrate. As a result, the second aspect forms little defects such as voids in each joint interface of the insulating substrate.
  • a third aspect of the present invention provides a method of manufacturing an insulating substrate, including the steps of joining a copper layer to each of the top and bottom surfaces of each insulative ceramic layer and joining the copper layers together.
  • the third aspect forms each joint interface of an insulating substrate with the same material, i.e., copper, to prevent a warp and gap from being formed at the joint interface, thereby improving the strength of the joint interface.
  • a fourth aspect of the present invention provides a module semiconductor device having insulative ceramic layers, an intermediate layer arranged between adjacent ones of the ceramic layers to join them together, a first conductive layer joined to the top surface of a top one of the ceramic layers, a second conductive layer joined to the bottom surface of a bottom one of the ceramic layers, semiconductor chips joined to the top surface of the first conductive layer, and a base joined to the bottom surface of the second conductive layer.
  • the module semiconductor device of the fourth aspect is capable of continuously operating even if one of the ceramic layers causes a breakage.
  • a gap between adjacent ones of the ceramic layers along a creepage surface of the insulating substrate and a gap between the bottom ceramic layer and the base may be filled with insulative sealing resin.
  • FIG. 1A is a sectional view showing an insulating substrate according to a prior art
  • FIG. 1B is a sectional view showing a module semiconductor device according to a prior art
  • FIG. 2A is a sectional view showing an insulating substrate according to a first embodiment of the present invention
  • FIG. 2B is a sectional view showing a module semiconductor device according to the first embodiment
  • FIG. 3 is a table showing thermal cycle test results including dielectric breakdown ratios with respect to temperature differences ( ⁇ T) of insulating substrates of the present invention and prior art;
  • FIG. 4 is a table showing the specific resistance and thermal conductivity of each material used to form an insulative ceramic layer and suggesting proper materials for making insulative ceramic layers according to a second embodiment of the present invention
  • FIG. 5 is a table showing thermal cycle test results including dielectric breakdown ratios for copper, tungsten, and niobium and suggesting proper materials for making intermediate layers according to a third embodiment of the present invention
  • FIG. 6A is a sectional view showing an edge distance (d 1 ) of an insulating substrate
  • FIG. 6B is a graph showing relationships between edge distances (d 1 ) and dielectric strength ratios and indicating proper edge distances according to a sixth embodiment of the present invention.
  • FIG. 7A is a plan view showing a radius (d 2 ) of curvature at a corner of an insulating substrate
  • FIG. 7B is a graph showing relationships between corner radiuses (d 2 ) and dielectric strength ratios and indicating proper corner radiuses according to a seventh embodiment of the present invention.
  • FIG. 8A is a sectional view showing a processed creepage surface of an insulating substrate according to an eighth embodiment of the present invention.
  • FIG. 8B is a sectional view showing an insulator inserted into each gap between insulative ceramic layers along a creepage surface of an insulating substrate according to a ninth embodiment of the present invention.
  • FIG. 8C is a sectional view showing another insulator inserted into each gap between insulative ceramic layers along a creepage surface of an insulating substrate according to a modification of the ninth embodiment
  • FIG. 9 is a sectional view showing an insulating substrate consisting of three insulative ceramic layers according to a 10th embodiment of the present invention.
  • FIG. 10 is a sectional view showing an insulating substrate formed by soldering method method according to an 11th embodiment of the present invention.
  • FIGS. 11A to 11C are sectional views showing a method of manufacturing an insulating substrate according to a 12th embodiment of the present invention.
  • FIG. 12 is a sectional view showing a method of manufacturing an insulating substrate according to a 13th embodiment of the present invention.
  • FIG. 13 is a sectional view showing a module semiconductor device according to a 14th embodiment of the present invention.
  • FIG. 14 is a sectional view showing a method of manufacturing an insulating substrate according to a 15th embodiment of the present invention.
  • FIG. 2A is a sectional view showing an insulating substrate 1 according to the first embodiment of the present invention.
  • the substrate 1 consists of at least insulative ceramic layers 2 and 3 , an intermediate layer 4 arranged between the ceramic layers 2 and 3 to join them together, a first conductive layer 5 joined to the top surface of the top ceramic layer 2 , and a second conductive layer 6 joined to the bottom surface of the bottom ceramic layer 3 .
  • the intermediate layer 4 is made of a material that is different from a material of the ceramic layers 2 and 3 .
  • the conductive layers 5 and 6 are made of copper and are joined to the ceramic layers 2 and 3 , respectively, by direct bonding copper method.
  • FIG. 2B is a sectional view showing a module semiconductor device 15 according to the first embodiment of the present invention.
  • the device 15 consists of at least one or more semiconductor chips 8 , an insulating substrate 1 to which the semiconductor chips 8 are joined, and a base 10 to which the substrate 1 is joined.
  • the semiconductor chips 8 are connected to one another and to external terminals through bonding wires 12 .
  • the device 15 has a solder layer 9 for joining the semiconductor chips 8 to the top surface of the substrate 1 , a solder layer 11 for joining the bottom surface of the substrate 1 to the base 10 , insulative sealing resin 13 for sealing the semiconductor chips 8 , solder layers 9 and 11 , and substrate 1 , and an insulative resin case 14 .
  • the base 10 is fixed to a water- or air-cooled heat sink 16 with bolts 17 . Heat generated by the semiconductor chips 8 is dissipated to the heat sink 16 through the substrate 1 and base 10 .
  • each of the ceramic layers 2 and 3 is an aluminum nitride layer of 1 mm thick.
  • the intermediate layer 4 for joining the ceramic layers 2 and 3 together is a copper layer of 0.3 mm thick.
  • the ceramic layers 2 and 3 and intermediate layer 4 are joined together by direct bonding copper method.
  • the first embodiment employs the two insulative ceramic layers 2 and 3
  • the number of insulative ceramic layers is optional, for example 3 or more, as will be explained with reference to an eighth embodiment of the present invention.
  • the inventors of the present invention made tests on module semiconductor devices each having an insulating substrate made of one or more insulative ceramic layers. The tests were made by energizing each device so that semiconductor chips on the device generated heat to cause thermal stress on the substrate. Thereafter, each device was cooled to a room temperature, and a voltage of 10 kV was applied to the device. When energized each device, current was gradually increased to increase thermal stress on the substrate step by step.
  • FIG. 3 is a table showing results of the tests. This table shows the number of module semiconductor devices that showed a dielectric breakdown in the tests with respect to different temperature differences ( ⁇ T) between energization and de-energization.
  • module semiconductor devices having a conventional insulating substrate made of a single aluminum nitride layer of 2 mm thick serving as an insulative ceramic layer as well as on module semiconductor devices having an insulating substrate made of three aluminum nitride layers of 0.7 mm thick each.
  • the module semiconductor devices employing the conventional single-layer insulating substrate gradually increase the number of test pieces that shows a dielectric breakdown as the temperature difference ( ⁇ T) increases.
  • ⁇ T 200° C.
  • the conventional devices involve 17 dielectric breakdown incidents per 100 test pieces.
  • Each of the test pieces that showed a dielectric breakdown had a through crack from the top to bottom of the aluminum nitride layer.
  • a dielectric breakdown of a module semiconductor device is caused by a crack of an aluminum nitride layer serving as an insulative ceramic layer of an insulating substrate of the device.
  • the second embodiment of the present invention relates to materials to form insulative ceramic layers of insulating substrates of the present invention.
  • the materials for insulative ceramic layers include those having a high breakdown voltage and those having proper thermal conductivity to cool semiconductor chips.
  • FIG. 4 shows typical ceramic materials including metal oxides such as aluminum oxide (Al 2 O 3 ), silicon oxide (SiO 2 ), zirconium oxide (ZrO 2 ), and a compound of silicon oxide and zirconium oxide, metal nitrides such as boron nitride (BN), silicon nitride (Si 3 N 4 ), and aluminum nitride (AlN), metal carbides such as silicon carbide (SiC), titanium carbide (TiC), tungsten carbide (WC), and zirconium carbide (ZrC), and metal borides such as lanthanum boride (LaB 6 ), titanium boride (TiB 2 ), and zirconium boride (ZrB 2 ), and their thermal
  • a material selected from the group consisting of metal oxides and metal nitrides is suitable for forming an insulative ceramic layer.
  • the aluminum oxide (Al 2 O 3 ) and metal nitrides are suitable for insulative ceramic layers.
  • the aluminum nitride (AlN) has proper specific resistance and thermal conductivity although its strength is low, and therefore, is most suitable for module semiconductor devices that realize large breakdown strength and large control current.
  • the third embodiment of the present invention relates to metal materials suitable for forming the intermediate layer 4 of the insulating substrate 1 ( FIGS. 2A and 2B ) of the present invention.
  • the inventors made tests on module semiconductor devices having an insulating substrate made of two insulative ceramic layers like FIG. 2A with intermediate layers 4 made of different materials. The tests were made basically in the same manner as the first embodiment.
  • the intermediate layers 4 were made from copper (Cu), tungsten (W), and niobium (Nb) and had each a thickness of about 0.3 mm.
  • the two ceramic layers (aluminum nitride layers) 2 and 3 which the intermediate layer 4 joined together had each a thickness of 1 mm.
  • First and second conductive layers 5 and 6 of copper were formed on the top and bottom surfaces of the ceramic layers 2 and 3 , respectively, like the first embodiment.
  • FIG. 5 shows results of the tests.
  • the intermediate layers made of copper showed no dielectric breakdown.
  • the intermediate layers made of tungsten showed dielectric breakdowns for large temperature differences ( ⁇ T).
  • the intermediate layers made of niobium showed dielectric breakdowns even for small temperature differences ( ⁇ T) and were found to be improper for making the intermediate layers.
  • the thermal expansion coefficient of copper greatly differs from that of aluminum nitrides but has very low yield strength to cause small thermal stress on the aluminum nitride layers 2 and 3 . Accordingly, copper is suitable for making the intermediate layer 4 .
  • copper aluminum, silver, gold, etc., are also suitable.
  • tungsten has large yield strength, it causes no large thermal stress. This is because the thermal expansion coefficient of tungsten is close to that of aluminum nitride, and therefore, is suitable for making the intermediate layer 4 .
  • molybdenum is also suitable. The yield strength and thermal expansion coefficient of niobium are between those of copper and those of tungsten, and therefore, niobium is not suitable for making the intermediate layer 4 .
  • materials suitable for making the intermediate layer 4 are those having very low yield strength compared with that of the ceramic layers 2 and 3 , or those whose thermal expansion coefficient is very close to that of the ceramic layers 2 and 3 .
  • materials having yield strength that is half or lower the fracture strength of a material of the ceramic layers 2 and 3 are preferable, and materials having a thermal expansion coefficient in the range of ⁇ 2 ⁇ 10 ⁇ 6 /K of the fracture strength of a material of the ceramic layers 2 and 3 are also preferable.
  • the fourth embodiment of the present invention employs a ceramic material for making the intermediate layer 4 of the insulating substrate 1 ( FIGS. 2A and 2B ) of the present invention.
  • the inventors made tests on insulating substrates each consisting of two insulating ceramic layers with the intermediate layer 4 made of various ceramic materials. The tests were carried out in the same manner as the first embodiment.
  • ceramic materials whose thermal expansion coefficients are close to that of the insulative ceramic layers 2 and 3 showed excellent thermal cycle characteristics when used to form intermediate layers for insulating substrates.
  • ceramic materials suitable for making intermediate layers are those having thermal expansion coefficients within the range of ⁇ 2 ⁇ 10 ⁇ 6 of that of the insulative ceramic layers 2 and 3 .
  • the fifth embodiment of the present invention relates to materials suitable for making the first and second conductive layers 5 and 6 of the insulating substrate 1 ( FIGS. 2A and 2B ) of the present invention. Due to the same reason as for the intermediate layer 4 , the conductive layers 5 and 6 joined to the top and bottom surfaces of the insulating substrate 1 may be made each of a conductive metal film having low yield stress not to cause large thermal stress on the insulative ceramic layers 2 and 3 , or a metal or ceramic material whose thermal expansion coefficient is close to that of the ceramic layers 2 and 3 . If the conductive layers 5 and 6 are made of refractory metal or ceramic material, a special process is needed when soldering method the semiconductor chips 8 and base 10 of FIG.
  • the strength of the joined layers is not always strong.
  • Proper materials for making the conductive layers 5 and 6 may include copper, aluminum, silver, and gold that have good soldering method properties and low yield strength. In terms of material costs, copper and aluminum are proper.
  • FIG. 6A is a sectional view showing a creepage surface of an insulating substrate according to the present invention.
  • the creepage surface extends from any one of end faces 28 of an intermediate layer 4 and first and second conductive layers 5 and 6 to a corresponding end face 27 of insulative ceramic layers 2 and 3 .
  • a multilayer structure of the ceramic layers 2 and 3 greatly improves the breakdown strength of the insulating substrate 1 except for the creepage surface.
  • the inventors made breakdown tests by varying an edge distance (d 1 ) between the side faces 27 and 28 .
  • FIG. 6B is a graph showing results of the tests.
  • a breakdown voltage for an edge distance (d 1 ) of 5 mm is set to be 1 (10 kV), and breakdown voltages were measured for various edge distances (d 1 ).
  • the edge distance (d 1 ) increases, the breakdown voltage increases. However, it saturates when the edge distance (d 1 ) exceeds 2 mm. It is said, therefore, that increasing the edge distance (d 1 ) is effective to improve a breakdown voltage at a creepage surface. This, however, results in increasing the size of a module semiconductor device, and therefore, it is not preferable to excessively increase the edge distance (d 1 ).
  • the edge distance (d 1 ) is 0.5 mm, a breakdown voltage at a creepage surface will be allowable.
  • a proper edge distance (d 1 ) is 1.0 mm or greater.
  • the intermediate layer 4 and conductive layers 5 and 6 are larger than the insulative ceramic layers 2 and 3 , i.e., if the edge distance (d 1 ) is negative in FIG. 6A , a breakdown voltage at a creepage surface extremely deteriorates as indicated with a star mark in FIG. 6B . Accordingly, it is important to make the ceramic layers 2 and 3 larger than the metal layers including the intermediate layer 4 and conductive layers 5 and 6 .
  • aluminum nitride hydrolytically reacts with moisture in air to deteriorate a breakdown voltage at a creepage surface. It is effective, therefore, to cover any part of insulative ceramic layers that is exposed to atmosphere with insulative material that blocks moisture. If the insulative ceramic layers are made of aluminum nitride, it is effective to oxidize any part of the insulative ceramic layers that is exposed to atmosphere to form an aluminum oxide film.
  • the seventh embodiment of the present invention relates to a technique of further improving a breakdown voltage at a creepage surface of an insulating substrate.
  • FIG. 7A is a plan view showing the insulating substrate 1 of FIG. 2A .
  • a breakdown voltage at a creepage surface is dependent on an edge distance (d 1 ) between an end face of any one of the insulative ceramic layers 2 and 3 and a corresponding end face of the intermediate layer 4 and first and second conductive layers 5 and 6 , as well as the shape of each corner of the insulative ceramic layers 2 and 3 , intermediate layer 4 , and conductive layers 5 and 6 .
  • the inventors made breakdown tests on insulating substrates having various radiuses (d 2 ) of curvature at corners.
  • FIG. 7B is a graph showing results of the tests.
  • a dielectric breakdown voltage for a corner having a radius of curvature (d 2 ) of 0.5 mm is set to be 1 (10 kV), and measured breakdown voltages for various radiuses (d 2 ) of curvature are shown.
  • a breakdown voltage at a creepage surface increases and saturates when the radius (d 2 ) of curvature exceeds 2 mm.
  • increasing the radius (d 2 ) of curvature of each corner is effective.
  • the radius (d 2 ) of curvature of a corner is 0.5 mm or larger, the breakdown voltage of a creepage surface is satisfactory.
  • the radius (d 2 ) of curvature of a corner may be 1.0 mm or larger.
  • the influence of the shape of a corner on a breakdown voltage is greater in metal layers including the intermediate layer 4 and first and second conductive layers 5 and 6 than in the ceramic layers 2 and 3 . Accordingly, it is preferable to shape the corners of at least the intermediate layer 4 and conductive layers 5 and 6 as mentioned above.
  • FIG. 8A is a sectional view showing a creepage surface of an insulating substrate 30 having three insulative ceramic layers 18 a , 18 b , and 18 c .
  • An edge of each of the ceramic layers 18 a , 18 b , and 18 c is chamfered as indicated with 20 to improve a breakdown voltage at the creepage surface.
  • the larger the size (d 3 ) of the chamfered part 20 the greater the breakdown voltage of the creepage surface.
  • a proper size of the chamfered part 20 is 1 ⁇ 5, preferably, 1 ⁇ 3 of the thickness (d 4 ) of a corresponding one of the ceramic layers 18 a , 18 b , and 18 c .
  • An angle ( ⁇ ) of the chamfered part 20 is preferably within the range of 30 to 60 degrees, more preferably at 45 degrees as shown in FIG. 8A , with respect to a vertical of the insulating substrate.
  • FIG. 8B is a sectional view showing a creepage surface of an insulating substrate 30 having three insulative ceramic layers 18 a , 18 b , and 18 c .
  • the ninth embodiment further improves a breakdown voltage at a creepage surface of an insulating substrate by inserting an insulator 21 into each gap among the ceramic layers 18 a , 18 b , and 18 c of the insulating substrate 30 .
  • the insulator 21 may be thermosetting resin such as epoxy resin that is liquid when injecting and is solid after injected into a required shape.
  • each end face of an insulator 22 inserted into each gap among insulative ceramic layers 18 a , 18 b , and 18 c of an insulating substrate 30 may be extended outside an end face 29 of each ceramic layer, to further improve the breakdown voltage of a creepage surface of the substrate 30 .
  • the 10th embodiment of the present invention relates to a method of reinforcing the strength of an insulating substrate.
  • FIG. 9 is a sectional view showing an insulating substrate 30 having three insulative ceramic layers 18 a , 18 b , and 18 c .
  • the top ceramic layer 18 a or the bottom ceramic layer 18 c receives highest stress.
  • the 10th embodiment forms the top and bottom ceramic layers 18 a and 18 c from an insulative ceramic material such as aluminum oxide having higher fracture toughness and strength than aluminum nitride, thereby reinforcing the strength of the substrate 30 .
  • An improvement in the strength of the ceramic layers 18 a and 18 c may allow to thin the layers 18 a and 18 c , to suppress an increase in thermal resistance.
  • the 10th embodiment employs the three insulative ceramic layers 18 a to 18 c
  • the present invention is applicable to insulating substrates having two and four or more insulative ceramic layers.
  • the 11th embodiment relates to a method of manufacturing an insulating substrate, in particular, an insulating substrate 30 consisting of three insulative ceramic layers 18 a , 18 b , and 18 c of FIG. 10 .
  • the ceramic layers 18 a to 18 c , intermediate layers 19 a and 19 b , and first and second conductive layers 5 and 6 are joined together by soldering method, active metal brazing method, direct bonding copper method, or else, to easily form the insulating substrate 30 .
  • the soldering method is carried out by inserting a solder sheet between joining surfaces of material layers and by heat-treating the solder sheet at 250° C. to 350° C. to melt the solder sheet and join the material layers together.
  • the active metal brazing method is carried out by inserting an active metal brazing material containing silver, copper, or titanium between material layers to be joined together like the soldering method and by heat-treating them at 800° C. to 900° C. to melt the brazing material and join the material layers together.
  • the direct bonding copper method is carried out by heating copper at joining surfaces of material layers to a temperature between the melting point (1083° C.) of copper and an eutectic temperature (1065° C.) of copper and copper monoxide and by joining the material layers together with a liquid copper oxide eutectic compound as a jointing material.
  • a temperature between the melting point (1083° C.) of copper and an eutectic temperature (1065° C.) of copper and copper monoxide and by joining the material layers together with a liquid copper oxide eutectic compound as a jointing material.
  • the intermediate layers or conductive layers of an insulating substrate are made of copper and the insulative ceramic layers thereof are made of aluminum nitride
  • a copper monoxide film of about 10 um thick is formed on each joining surface of the intermediate layers and an aluminum oxide (Al 2 O 4 ) film of 10 mm thick on each joining surface of the ceramic layers to serve as joining layers.
  • the inventors carried out thermal cycle tests on insulating substrates formed by soldering method, active metal brazing method, and direct bonding copper method and observed sectional structures thereof.
  • soldering method showed good joint conditions with little defects such as voids.
  • Each solder layer 23 ( FIG. 10 ) has low fatigue strength, and therefore, may cause a crack if a large temperature difference occurs during thermal cycles. Accordingly, the soldering method is improper for module semiconductor devices for severe temperature conditions.
  • the insulating substrates joined by active metal brazing showed good joint conditions with little defects such as voids, like those by soldering method.
  • Each layer of active metal brazing material has low fracture toughness, and therefore, may cause a crack if thermal cycles involve a large temperature difference. Accordingly, the active metal brazing method is improper for module semiconductor devices for severe temperature conditions.
  • the direct bonding copper method produces a small quantity of liquid when joining material layers together, and therefore, the insulating substrates joined by direct bonding copper method include many voids in each joint interface.
  • the insulative ceramic layers 18 a to 18 c , intermediate layers 19 a and 19 b , first and second conductive layers 5 and 6 , and copper layers of each insulating substrate joined by direct bonding copper method showed no cracks during thermal cycle tests. Consequently, it is said that the direct bonding copper method is the best among these three joining techniques.
  • the voids observed in each joint interface made by direct bonding copper method may be reduced by flatly finishing the surface of each material layer before joining them together.
  • FIGS. 11A to 11C are sectional views showing the manufacturing method of the 12th embodiment.
  • insulative ceramic layers 18 a , 18 b , and 18 c are fixed at predetermined intervals in a forging die 25 .
  • Molten metal 24 is introduced into the die 25 , to forge intermediate layers, a first conductive layer, and a second conductive layer.
  • the ceramic layers 18 a to 18 c are sufficiently preheated to prevent large thermal stress.
  • the metal 24 may be copper or aluminum that is suitable for making the intermediate and conductive layers.
  • the ceramic layers 18 a to 18 c and metal 24 are taken out of the die 25 .
  • the forged metal 24 serving as the intermediate and conductive layers is solidified to surround the ceramic layers 18 a to 18 c.
  • the method of the 12th embodiment involves no joining layers (solder or brazing metal layers) 23 of FIG. 10 that may cause a strength problem. Accordingly, the insulating substrate formed by the method of the 12th embodiment shows proper resistance to thermal cycles. Compared with the direct bonding copper method, the method of the 12th embodiment involves a large quantity of liquid in a joining (forging) stage, to reduce defects such as voids in each joint interface and improve the joint strength of the insulating substrate.
  • the manufacturing method of the 11th embodiment may cause a warp between an insulative ceramic layer and an intermediate layer or a conductive layer.
  • the 11th embodiment has some difficulty in maintaining a flat joint interface and may cause a gap between surfaces that are joined together. The gap deteriorates joint strength, decreases a breakdown voltage, and causes stress concentration.
  • the 13th embodiment provides a method of manufacturing an insulating substrate having double intermediate layers to prevent a warp or gap.
  • FIG. 12 is a sectional view showing the manufacturing method of the 13th embodiment.
  • An insulative ceramic layer 2 is provided with copper layers 4 a and 5
  • an insulative ceramic layer 3 is provided with copper layers 4 b and 6 .
  • the copper layers 4 a and 4 b are joined to each other by soldering method, active metal brazing method, or direct bonding copper method explained in the 11th embodiment, to form an insulating substrate.
  • the joined surfaces of the copper layers 4 a and 4 b are made of a single material, i.e., copper, to prevent the formation of a gap.
  • the insulating substrate made by the method of the 13th embodiment has high joint strength.
  • the 13th embodiment joins two insulating substrates to form a two-layer insulating substrate
  • the method of the 13th embodiment is applicable to form an insulating substrate having three or more layers.
  • FIG. 13 is a sectional view showing a module semiconductor device employing an insulating substrate 30 made of three insulative ceramic layers 18 a , 18 b , and 18 c , according to the 14th embodiment.
  • the module semiconductor device consists of the insulative ceramic layers 18 a to 18 c , intermediate layers 19 a and 19 b each arranged between corresponding ones of the ceramic layers 18 a to 18 c to join them together, a first conductive layer 5 joined to the top surface of the top ceramic layer 18 a , a second conductive layer 6 joined to the bottom surface of the bottom ceramic layer 18 c , semiconductor chips 8 joined to the top surface of the first conductive layer 5 , and a base 10 joined to the bottom surface of the second conductive layer 6 .
  • the base 10 is made of metal, ceramics, or a composite material thereof.
  • the module semiconductor device of the 14th embodiment is capable of continuously maintaining proper operation even if a breakage occurs in any one of the ceramic layers thereof.
  • insulative sealing resin such as silicon gel to improve a breakdown voltage at a creepage surface of the insulating substrate.
  • the present invention impregnates each gap 26 among the ceramic layers 18 a to 18 c with insulative sealing resin 13 , to further improve the breakdown strength of a creepage surface of the insulating substrate 30 .
  • the resin 13 may be silicon gel, epoxy-based resin, or else. The resin impregnation may be carried out in a vacuum or a pressure reduced atmosphere.
  • the insulating substrates of the embodiments mentioned above have different structures from those of the prior arts. Namely, the insulating substrates of the present invention are each made of a plurality of insulative ceramic layers. As a result, the insulating substrates of the present invention may need a separate manufacturing line when manufactured. This may cause some difficulties in terms of productivity and costs.
  • the 15th embodiment shown in FIG. 14 provides another manufacturing method.
  • the 15th embodiment lays insulating substrates 32 a , 32 b , and 32 c one upon another.
  • Each of these substrates is of the prior art consisting of an insulative ceramic layer 30 a and conductive layers 31 a and 31 b that are joined to the top and bottom surfaces of the ceramic layer 30 a . Adjacent ones of the substrates 32 a to 32 c are joined to each other with a conductive joint layer 33 , to form an integrated insulating substrate.
  • the insulating substrates 32 a to 32 c may be joined together by active metal brazing method, soldering method, or direct bonding copper method depending on application.
  • the active metal brazing method may be employed when high strength is needed at each joint.
  • the soldering method may be employed when thermal stress must be reduced during manufacturing.
  • the direct bonding copper method may be employed when high thermal fatigue strength is needed at each joint.
  • a binding material selected from paste and organic resin containing heat-conducting components such as metal and ceramics to improve thermal conductivity may be used instead of the above-mentioned joining techniques.
  • Employing the binding material greatly reduces the manufacturing costs of insulating substrates.
  • the 15th embodiment employs a conventional insulating-substrate-manufacturing line as it is to fabricate insulating substrates of high reliability at low costs.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)

Abstract

An insulating substrate (1) has insulative ceramic layers (2, 3) laid one upon another, an intermediate layer (4) made of a material that is different from a material of the ceramic layers and arranged between adjacent ones of the ceramic layers to join the adjacent ceramic layers to each other, a first conductive layer (5) joined to the top surface of a top one of the ceramic layers, and a second conductive layer (6) joined to the bottom surface of a bottom one of the ceramic layers. Even if any one of the ceramic layers has strength lower than design strength and causes a breakage due to, for example, thermal stress, the remaining ceramic layers are sound to secure a specified breakdown voltage for the insulating substrate.

Description

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to an insulating substrate composed of insulative ceramic layers having a proper breakdown voltage, a method of manufacturing such an insulating substrate, and a semiconductor device employing the insulating substrate. The present invention also relates to a module semiconductor device such as a power semiconductor device having semiconductor chips to control large current.
2. Description of the Prior Art
Semiconductor chips used to control a small current of several milliamperes to several amperes. Presently, they are able to control a large current of several tens of amperes to about 100 amperes. There are module semiconductor devices that incorporate semiconductor chips in an insulative resin case to control a current of several hundreds of amperes to about 1000 amperes. The module semiconductor devices are widely used as power sources to drive vehicles or large motors in rolling plants and chemical plants.
The module semiconductor devices are capable of not only handling large current but also providing a high breakdown voltage of, for example, 5 kV. In the future, a breakdown voltage of 10 kV or higher will be required. A higher current value means higher heat generation. The module semiconductor devices must efficiently dissipate heat from semiconductor chips, and for this, they must be made of material of high thermal conductivity.
FIG. 1B is a sectional view showing a module semiconductor device 65 according to a prior art. Semiconductor chips 57 are joined to the top surface of an insulating substrate 51 with a solder layer 59. The bottom surface of the insulating substrate 51 is joined to the top surface of a base 60 with a solder layer 61. The base 60 is made of metal or a composite material of metal and ceramics. The semiconductor chips 57, solder layers 59 and 61, and insulating substrate 51 are sealed with insulative sealing resin 63 and are packed in an insulative resin case 64, to form the module semiconductor device 65. A water- or air-cooled heat sink 66 is fixed to the bottom surface of the base 60 with bolts 67.
FIG. 1A shows the insulating substrate 51 of the module semiconductor device 65 of FIG. 1B. The insulating substrate 51 consists of an insulative ceramic layer 52 and conductive layers 55 and 56. The conductive layers 55 and 56 are joined to the top and bottom surfaces of the ceramic layer 52, respectively, by direct bonding copper method or active metal brazing method.
The module semiconductor device 65 of the prior art dissipates heat from the semiconductor chips 57 to the insulating substrate 51, base 60, and heat sink 66. Therefore, the insulating substrate 51, in particular, the conductive layers 55 and 56 must have good thermal conductivity. For this, the conductive layers 55 and 56 are usually made of copper, aluminum, an alloy thereof, or a composite material thereof.
A breakdown voltage of the module semiconductor device 65 is determined by that of the semiconductor chips 57, which is determined by that of the insulating substrate 51. To improve the breakdown voltage of the module semiconductor device 65, it is necessary to improve the breakdown voltage of the insulating substrate 51. Improving the breakdown voltage of the insulating substrate 51 is achievable by thickening the ceramic layer 52. The ceramic layer 52 may be made of aluminum oxide (Al2O3) or aluminum nitride (AlN) having a good dielectric property.
A module semiconductor device has a layered structure of semiconductor chips and an insulative ceramic layer that have low thermal expansion coefficients, and conductive layers and a base that have high thermal expansion coefficients. When the semiconductor chips are energized, they generate heat to repeatedly apply large thermal stress onto these elements and sometimes crack the ceramic layer to cause a dielectric breakdown.
To cope with this problem, Japanese Unexamined Patent Publication No. 9-275166 forms a layer of refractory metal such as tungsten (W) and molybdenum (Mo) whose thermal expansion coefficients are close to that of an insulative ceramic layer of an insulating substrate, on each of the top and bottom surfaces of the ceramic layer, to relax thermal stress on the ceramic layer and reinforce the same. The refractory metal, however, has lower thermal conductivity than copper and aluminum, and therefore, is not always preferable in terms of cooling semiconductor chips. In addition, the conventional copper and aluminum plastically deform to relax thermal stress on an insulative ceramic layer. On the other hand, the refractory metal has a very high elastic coefficient and yield strength, and therefore, provides no stress relaxing effect. An analysis of thermal stress on refractory metal layers shows that high thermal stress occurs on the refractory metal layers. In addition, the fracture toughness of the refractory metal is not high. Due to these factors, the refractory metal layers have a high possibility of causing cracks due to thermal stress.
Japanese Unexamined Patent Publication Nos. 8-195450 and 8-195458 employ aluminum oxide to form an insulative ceramic layer to prevent cracks. Aluminum oxide may be stronger than aluminum nitride but has lower thermal conductivity than the aluminum nitride. This low thermal conductivity of aluminum oxide may further drop if reinforcing elements are added to aluminum oxide.
Materials used to form insulative ceramic layers generally have low fracture toughness and high crack sensitivity. Even a fine defect on the surface of an insulative ceramic layer may start a crack running across the thickness thereof. The inventors of the present invention studied the details of breaking behavior of insulating substrates through thermal cycles and found that the fracture toughness of insulative ceramic materials is very low compared with that of metal materials, and once a crack occurs on a layer made of an insulative ceramic material, it quickly propagates across the thickness of the layer. The insulative ceramic materials have a breakdown voltage of 10 kV or above per a thickness of 1-mm. However, even a fine crack across the 1-mm thickness deteriorates the breakdown voltage to that of air, i.e., about 3 to 4 kV. This may instantaneously cause a dielectric breakdown of a module semiconductor device that employs the ceramic layer. In high humidity, the breakdown voltage of air further deteriorates to cause a dielectric breakdown at a voltage lower than 3 kV or 4 kV.
If an insulative ceramic layer of 1-mm thick has no cracks running across the thickness thereof, it will maintain a breakdown voltage of 10 kV or higher. It is important, therefore, to prevent cracks on insulative ceramic layers.
Ceramic materials have individual strength values that widely vary from material to material. Accordingly, strength test data for a given ceramic material must statistically be processed with the use of standard deviations and Weibull distributions before determining a stress threshold for the ceramic material. Once the stress threshold is determined, it is used to design a module semiconductor device that employs the ceramic material.
Among many insulative ceramic layers, some may have strength that is below design strength. To prevent a dielectric breakdown of module semiconductor devices that are made from such ceramic layers, it is necessary to completely eliminate cracks from the ceramic layers. To achieve this, design stress for the ceramic layers must be set as small as possible. This, however, is impractical to achieve. In this way, ceramic materials have a reliability problem.
SUMMARY OF THE INVENTION
An object of the present invention is to provide an insulating substrate having a high breakdown voltage to achieve high reliability.
Another object of the present invention is to provide a method of manufacturing an insulating substrate that has a high breakdown voltage and is reliable.
Still another object of the present invention is to provide a module semiconductor device that has a high breakdown voltage and is reliable.
In order to accomplish the objects, a first aspect of the present invention provides an insulating substrate consisting of insulative ceramic layers, an intermediate layer arranged between adjacent ones of the ceramic layers to join them together, a first conductive layer joined to the top surface of a top one of the ceramic layers, and a second conductive layer joined to the bottom surface of a bottom one of the ceramic layers.
The first aspect joins insulative ceramic layers each having a predetermined breakdown voltage to one another with intermediate layers and arranges a first conductive layer on the top surface of a top one of the ceramic layers and a second conductive layer on the bottom surface of a bottom one of the ceramic layers. The intermediate layers are made of a material that is different from a material of the ceramic layers.
Even if any one of the ceramic layers of the substrate has strength lower than a design value to cause a breakage due to thermal stress, the remaining ceramic layers will be sound to cause no dielectric breakdown.
Generally, an insulating substrate has a creepage surface (to be explained alter) having a low breakdown voltage. Accordingly, it is insufficient for an insulative ceramic layer to have a thickness that secures a required breakdown voltage. Namely, the ceramic layer must have a thickness that secures the required breakdown voltage even at a creepage surface. The present invention employs a plurality of insulative ceramic layers to solve this problem without greatly increasing the thickness of an insulating substrate. Manufacturing thin insulative ceramic layers is more productive and cost saving than manufacturing thick insulative ceramic layers. The thin ceramic layers have a reduced volume, which leads to reduce a probability of defects and improve reliability.
To prevent a breakage of an insulating substrate due to thermal stress, etc., the first aspect selects materials for forming the insulating substrate. These materials will be explained. The insulative ceramic layers of the insulating substrate may be made from a material selected from the group consisting of metal oxides and metal nitrides. The intermediate layers of the insulating substrate may be made of a metal whose yield strength is half or below the fracture strength of the material for the insulative ceramic layers, or metal or ceramics whose thermal expansion coefficient is within a range of ±2×10−6/K of that of the material for the insulative ceramic layers. The first and second conductive layers of the insulating substrate may be made of a material selected from the group consisting of copper, aluminum, and alloys of copper and aluminum. If the insulating substrate consists of three or more insulative ceramic layers, the top and bottom ones of the ceramic layers may be made of a material whose strength and fracture toughness are higher than those of a material for the remaining ceramic layers. The insulating substrate may be produced by joining a copper layer to each of the top and bottom surfaces of each insulative ceramic layer and by joining the copper layers together. The insulative ceramic layers, intermediate layers, and first and second conductive layers are joined together by a method selected from the group consisting of soldering method, active metal brazing method, and direct bonding copper method.
To improve the breakdown voltage of the insulating substrate, the first aspect employs special structures. These will be explained. Each end face of each insulative ceramic layer is protruded from the end faces of the first and second conductive layers and intermediate layers by 0.5 mm or more, preferably, 1.0 mm or more. Each corner of the insulative ceramic layers, first and second conductive layers, and intermediate layers may have a radius of curvature of 0.5 mm or larger, preferably, 1.0 mm or larger. Each edge of the insulative ceramic layers may be chamfered by a size of ⅕ or larger of the thickness of the insulative ceramic layer at an angle in the range of 30 to 60 degrees with respect to a vertical. Preferably, it may be chamfered by a size of ⅓ or larger of the thickness of the insulative ceramic layer at an angle of 45 degrees. A creepage surface of the insulating substrate may be provided with an insulator inserted into a gap between the insulative ceramic layers. An end face of the insulator may be protruded from the end faces of the insulative ceramic layers. The surface of each insulative ceramic layer that is exposed to atmosphere may be covered with an insulator that blocks moisture.
Thermal stress acting on each insulative ceramic layer is calculated from statistical data related to the strength of a material of the insulative ceramic layer. If two insulative ceramic layers are laid one upon another to form an insulating substrate, a probability of the two ceramic layers causing a breakage will be one several tens of thousandths. If higher reliability is required, three insulative ceramic layers may be employed to form an insulating substrate to greatly reduce a probability of causing a breakage.
A second aspect of the present invention provides a method of manufacturing an insulating substrate, including the steps of fixing a plurality of insulative ceramic layers at given intervals in a forging die, pouring molten metal into the forging die, forging and solidifying the molten metal to form each intermediate layer between adjacent ones of the ceramic layers to join them together, a first conductive layer on the top surface of a top one of the ceramic layers, and a second conductive layer on the bottom surface of a bottom one of the ceramic layers, and removing excess parts from the solidified metal to complete the insulating substrate.
The “given intervals” are set to be proper for forming the intermediate layers when the molten metal solidifies. The step of removing excess parts to complete the insulating substrate may be carried out by machining or electrolytic etching.
The second aspect involves no joint layers formed by soldering method or active metal brazing method, and therefore, causes no strength problem and improves the thermal cycle resistance of the insulating substrate. Compared with the direct bonding copper method, the second aspect involves a large quantity of molten metal when forging the insulating substrate. As a result, the second aspect forms little defects such as voids in each joint interface of the insulating substrate.
A third aspect of the present invention provides a method of manufacturing an insulating substrate, including the steps of joining a copper layer to each of the top and bottom surfaces of each insulative ceramic layer and joining the copper layers together.
The third aspect forms each joint interface of an insulating substrate with the same material, i.e., copper, to prevent a warp and gap from being formed at the joint interface, thereby improving the strength of the joint interface.
A fourth aspect of the present invention provides a module semiconductor device having insulative ceramic layers, an intermediate layer arranged between adjacent ones of the ceramic layers to join them together, a first conductive layer joined to the top surface of a top one of the ceramic layers, a second conductive layer joined to the bottom surface of a bottom one of the ceramic layers, semiconductor chips joined to the top surface of the first conductive layer, and a base joined to the bottom surface of the second conductive layer.
Even if the strength of any one of the insulative ceramic layers that form an insulating substrate is below design strength to cause a breakage due to thermal stress, the remaining ceramic layers of the fourth aspect will be sound to maintain a required breakdown voltage for the insulating substrate. The module semiconductor device of the fourth aspect is capable of continuously operating even if one of the ceramic layers causes a breakage.
According to the fourth aspect, a gap between adjacent ones of the ceramic layers along a creepage surface of the insulating substrate and a gap between the bottom ceramic layer and the base may be filled with insulative sealing resin.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1A is a sectional view showing an insulating substrate according to a prior art;
FIG. 1B is a sectional view showing a module semiconductor device according to a prior art;
FIG. 2A is a sectional view showing an insulating substrate according to a first embodiment of the present invention;
FIG. 2B is a sectional view showing a module semiconductor device according to the first embodiment;
FIG. 3 is a table showing thermal cycle test results including dielectric breakdown ratios with respect to temperature differences (ΔT) of insulating substrates of the present invention and prior art;
FIG. 4 is a table showing the specific resistance and thermal conductivity of each material used to form an insulative ceramic layer and suggesting proper materials for making insulative ceramic layers according to a second embodiment of the present invention;
FIG. 5 is a table showing thermal cycle test results including dielectric breakdown ratios for copper, tungsten, and niobium and suggesting proper materials for making intermediate layers according to a third embodiment of the present invention;
FIG. 6A is a sectional view showing an edge distance (d1) of an insulating substrate;
FIG. 6B is a graph showing relationships between edge distances (d1) and dielectric strength ratios and indicating proper edge distances according to a sixth embodiment of the present invention;
FIG. 7A is a plan view showing a radius (d2) of curvature at a corner of an insulating substrate;
FIG. 7B is a graph showing relationships between corner radiuses (d2) and dielectric strength ratios and indicating proper corner radiuses according to a seventh embodiment of the present invention;
FIG. 8A is a sectional view showing a processed creepage surface of an insulating substrate according to an eighth embodiment of the present invention;
FIG. 8B is a sectional view showing an insulator inserted into each gap between insulative ceramic layers along a creepage surface of an insulating substrate according to a ninth embodiment of the present invention;
FIG. 8C is a sectional view showing another insulator inserted into each gap between insulative ceramic layers along a creepage surface of an insulating substrate according to a modification of the ninth embodiment;
FIG. 9 is a sectional view showing an insulating substrate consisting of three insulative ceramic layers according to a 10th embodiment of the present invention;
FIG. 10 is a sectional view showing an insulating substrate formed by soldering method method according to an 11th embodiment of the present invention;
FIGS. 11A to 11C are sectional views showing a method of manufacturing an insulating substrate according to a 12th embodiment of the present invention;
FIG. 12 is a sectional view showing a method of manufacturing an insulating substrate according to a 13th embodiment of the present invention;
FIG. 13 is a sectional view showing a module semiconductor device according to a 14th embodiment of the present invention; and
FIG. 14 is a sectional view showing a method of manufacturing an insulating substrate according to a 15th embodiment of the present invention.
 DETAILED DESCRIPTION OF THE EMBODIMENTS
Various embodiments of the present invention will be described with reference to the accompanying drawings. It is to be noted that the same or similar reference numerals are applied to the same or similar parts and elements throughout the drawings, and the description of the same or similar parts and elements will be omitted or simplified. Generally and as it is conventional in the representation of semiconductor devices, it will be appreciated that the various drawings are not drawn to scale from one figure to another nor inside a given figure, and in particular that the layer thicknesses are arbitrarily drawn for facilitating the reading of the drawings.
First Embodiment
FIG. 2A is a sectional view showing an insulating substrate 1 according to the first embodiment of the present invention. The substrate 1 consists of at least insulative ceramic layers 2 and 3, an intermediate layer 4 arranged between the ceramic layers 2 and 3 to join them together, a first conductive layer 5 joined to the top surface of the top ceramic layer 2, and a second conductive layer 6 joined to the bottom surface of the bottom ceramic layer 3. The intermediate layer 4 is made of a material that is different from a material of the ceramic layers 2 and 3. The conductive layers 5 and 6 are made of copper and are joined to the ceramic layers 2 and 3, respectively, by direct bonding copper method.
FIG. 2B is a sectional view showing a module semiconductor device 15 according to the first embodiment of the present invention. The device 15 consists of at least one or more semiconductor chips 8, an insulating substrate 1 to which the semiconductor chips 8 are joined, and a base 10 to which the substrate 1 is joined. The semiconductor chips 8 are connected to one another and to external terminals through bonding wires 12.
The device 15 has a solder layer 9 for joining the semiconductor chips 8 to the top surface of the substrate 1, a solder layer 11 for joining the bottom surface of the substrate 1 to the base 10, insulative sealing resin 13 for sealing the semiconductor chips 8, solder layers 9 and 11, and substrate 1, and an insulative resin case 14.
The base 10 is fixed to a water- or air-cooled heat sink 16 with bolts 17. Heat generated by the semiconductor chips 8 is dissipated to the heat sink 16 through the substrate 1 and base 10.
According to the first embodiment, each of the ceramic layers 2 and 3 is an aluminum nitride layer of 1 mm thick. The intermediate layer 4 for joining the ceramic layers 2 and 3 together is a copper layer of 0.3 mm thick. The ceramic layers 2 and 3 and intermediate layer 4 are joined together by direct bonding copper method.
Although the first embodiment employs the two insulative ceramic layers 2 and 3, the number of insulative ceramic layers is optional, for example 3 or more, as will be explained with reference to an eighth embodiment of the present invention.
The inventors of the present invention made tests on module semiconductor devices each having an insulating substrate made of one or more insulative ceramic layers. The tests were made by energizing each device so that semiconductor chips on the device generated heat to cause thermal stress on the substrate. Thereafter, each device was cooled to a room temperature, and a voltage of 10 kV was applied to the device. When energized each device, current was gradually increased to increase thermal stress on the substrate step by step. FIG. 3 is a table showing results of the tests. This table shows the number of module semiconductor devices that showed a dielectric breakdown in the tests with respect to different temperature differences (ΔT) between energization and de-energization. Comparison tests were made on module semiconductor devices having a conventional insulating substrate made of a single aluminum nitride layer of 2 mm thick serving as an insulative ceramic layer, as well as on module semiconductor devices having an insulating substrate made of three aluminum nitride layers of 0.7 mm thick each. It is understood from FIG. 3 that the module semiconductor devices employing the conventional single-layer insulating substrate gradually increase the number of test pieces that shows a dielectric breakdown as the temperature difference (ΔT) increases. At ΔT=200° C., the conventional devices involve 17 dielectric breakdown incidents per 100 test pieces. Each of the test pieces that showed a dielectric breakdown had a through crack from the top to bottom of the aluminum nitride layer. This indicates that a dielectric breakdown of a module semiconductor device is caused by a crack of an aluminum nitride layer serving as an insulative ceramic layer of an insulating substrate of the device. On the other hand, the module semiconductor devices employing two aluminum nitride layers for an insulating substrate involve only one dielectric breakdown in 100 test pieces at ΔT=200° C. The module semiconductor devices employing three aluminum nitride layers for an insulating substrate involve no dielectric breakdown at ΔT=200° C. It is understood from these results that multiple aluminum nitride layers are effective to prevent dielectric breakdowns. After examining the insulating substrates of the tested devices, it was found that some test pieces having two or three aluminum nitride layers that caused no dielectric breakdown involved a crack in one of the aluminum nitride layers. This verifies that a module semiconductor device having multiple aluminum nitride layers for an insulating substrate secures a required breakdown voltage even if one of the aluminum nitride layers causes cracks.
Second Embodiment
The second embodiment of the present invention relates to materials to form insulative ceramic layers of insulating substrates of the present invention. The materials for insulative ceramic layers include those having a high breakdown voltage and those having proper thermal conductivity to cool semiconductor chips. FIG. 4 shows typical ceramic materials including metal oxides such as aluminum oxide (Al2O3), silicon oxide (SiO2), zirconium oxide (ZrO2), and a compound of silicon oxide and zirconium oxide, metal nitrides such as boron nitride (BN), silicon nitride (Si3N4), and aluminum nitride (AlN), metal carbides such as silicon carbide (SiC), titanium carbide (TiC), tungsten carbide (WC), and zirconium carbide (ZrC), and metal borides such as lanthanum boride (LaB6), titanium boride (TiB2), and zirconium boride (ZrB2), and their thermal conductivity values and specific resistance values. In terms of the specific resistance values of FIG. 4, a material selected from the group consisting of metal oxides and metal nitrides is suitable for forming an insulative ceramic layer. In additional consideration of the thermal conductivity values of FIG. 4, the aluminum oxide (Al2O3) and metal nitrides are suitable for insulative ceramic layers. In particular, the aluminum nitride (AlN) has proper specific resistance and thermal conductivity although its strength is low, and therefore, is most suitable for module semiconductor devices that realize large breakdown strength and large control current.
Third Embodiment
The third embodiment of the present invention relates to metal materials suitable for forming the intermediate layer 4 of the insulating substrate 1 (FIGS. 2A and 2B) of the present invention. To select metal for the intermediate layer 4, the inventors made tests on module semiconductor devices having an insulating substrate made of two insulative ceramic layers like FIG. 2A with intermediate layers 4 made of different materials. The tests were made basically in the same manner as the first embodiment. The intermediate layers 4 were made from copper (Cu), tungsten (W), and niobium (Nb) and had each a thickness of about 0.3 mm. The two ceramic layers (aluminum nitride layers) 2 and 3 which the intermediate layer 4 joined together had each a thickness of 1 mm. First and second conductive layers 5 and 6 of copper were formed on the top and bottom surfaces of the ceramic layers 2 and 3, respectively, like the first embodiment. FIG. 5 shows results of the tests. The intermediate layers made of copper showed no dielectric breakdown. The intermediate layers made of tungsten showed dielectric breakdowns for large temperature differences (ΔT). The intermediate layers made of niobium showed dielectric breakdowns even for small temperature differences (ΔT) and were found to be improper for making the intermediate layers.
The materials were analyzed for thermal stress. The thermal expansion coefficient of copper greatly differs from that of aluminum nitrides but has very low yield strength to cause small thermal stress on the aluminum nitride layers 2 and 3. Accordingly, copper is suitable for making the intermediate layer 4. In addition to copper, aluminum, silver, gold, etc., are also suitable. Although tungsten has large yield strength, it causes no large thermal stress. This is because the thermal expansion coefficient of tungsten is close to that of aluminum nitride, and therefore, is suitable for making the intermediate layer 4. In addition to tungsten, molybdenum is also suitable. The yield strength and thermal expansion coefficient of niobium are between those of copper and those of tungsten, and therefore, niobium is not suitable for making the intermediate layer 4.
Consequently, materials suitable for making the intermediate layer 4 are those having very low yield strength compared with that of the ceramic layers 2 and 3, or those whose thermal expansion coefficient is very close to that of the ceramic layers 2 and 3. According to thermal stress analyses, materials having yield strength that is half or lower the fracture strength of a material of the ceramic layers 2 and 3 are preferable, and materials having a thermal expansion coefficient in the range of ±2×10−6/K of the fracture strength of a material of the ceramic layers 2 and 3 are also preferable.
Fourth Embodiment
The fourth embodiment of the present invention employs a ceramic material for making the intermediate layer 4 of the insulating substrate 1 (FIGS. 2A and 2B) of the present invention. The inventors made tests on insulating substrates each consisting of two insulating ceramic layers with the intermediate layer 4 made of various ceramic materials. The tests were carried out in the same manner as the first embodiment.
Similar to the test results of FIG. 5, ceramic materials whose thermal expansion coefficients are close to that of the insulative ceramic layers 2 and 3 showed excellent thermal cycle characteristics when used to form intermediate layers for insulating substrates. According to thermal stress analyses, ceramic materials suitable for making intermediate layers are those having thermal expansion coefficients within the range of ±2×10−6 of that of the insulative ceramic layers 2 and 3.
Fifth Embodiment
The fifth embodiment of the present invention relates to materials suitable for making the first and second conductive layers 5 and 6 of the insulating substrate 1 (FIGS. 2A and 2B) of the present invention. Due to the same reason as for the intermediate layer 4, the conductive layers 5 and 6 joined to the top and bottom surfaces of the insulating substrate 1 may be made each of a conductive metal film having low yield stress not to cause large thermal stress on the insulative ceramic layers 2 and 3, or a metal or ceramic material whose thermal expansion coefficient is close to that of the ceramic layers 2 and 3. If the conductive layers 5 and 6 are made of refractory metal or ceramic material, a special process is needed when soldering method the semiconductor chips 8 and base 10 of FIG. 2B to the conductive layers 5 and 6, respectively. In this case, the strength of the joined layers is not always strong. Proper materials for making the conductive layers 5 and 6 may include copper, aluminum, silver, and gold that have good soldering method properties and low yield strength. In terms of material costs, copper and aluminum are proper.
Sixth Embodiment
The sixth embodiment of the present invention relates to a technique of improving the breakdown voltage of an insulating substrate. FIG. 6A is a sectional view showing a creepage surface of an insulating substrate according to the present invention. The creepage surface extends from any one of end faces 28 of an intermediate layer 4 and first and second conductive layers 5 and 6 to a corresponding end face 27 of insulative ceramic layers 2 and 3. A multilayer structure of the ceramic layers 2 and 3 greatly improves the breakdown strength of the insulating substrate 1 except for the creepage surface. To improve the breakdown strength of the creepage surface, the inventors made breakdown tests by varying an edge distance (d1) between the side faces 27 and 28.
FIG. 6B is a graph showing results of the tests. In the graph, a breakdown voltage for an edge distance (d1) of 5 mm is set to be 1 (10 kV), and breakdown voltages were measured for various edge distances (d1). As the edge distance (d1) increases, the breakdown voltage increases. However, it saturates when the edge distance (d1) exceeds 2 mm. It is said, therefore, that increasing the edge distance (d1) is effective to improve a breakdown voltage at a creepage surface. This, however, results in increasing the size of a module semiconductor device, and therefore, it is not preferable to excessively increase the edge distance (d1). If the edge distance (d1) is 0.5 mm, a breakdown voltage at a creepage surface will be allowable. However, in terms of reliability, a proper edge distance (d1) is 1.0 mm or greater.
If the intermediate layer 4 and conductive layers 5 and 6 are larger than the insulative ceramic layers 2 and 3, i.e., if the edge distance (d1) is negative in FIG. 6A, a breakdown voltage at a creepage surface extremely deteriorates as indicated with a star mark in FIG. 6B. Accordingly, it is important to make the ceramic layers 2 and 3 larger than the metal layers including the intermediate layer 4 and conductive layers 5 and 6.
According to tests made by the inventors, aluminum nitride hydrolytically reacts with moisture in air to deteriorate a breakdown voltage at a creepage surface. It is effective, therefore, to cover any part of insulative ceramic layers that is exposed to atmosphere with insulative material that blocks moisture. If the insulative ceramic layers are made of aluminum nitride, it is effective to oxidize any part of the insulative ceramic layers that is exposed to atmosphere to form an aluminum oxide film.
Seventh Embodiment
The seventh embodiment of the present invention relates to a technique of further improving a breakdown voltage at a creepage surface of an insulating substrate. FIG. 7A is a plan view showing the insulating substrate 1 of FIG. 2A. A breakdown voltage at a creepage surface is dependent on an edge distance (d1) between an end face of any one of the insulative ceramic layers 2 and 3 and a corresponding end face of the intermediate layer 4 and first and second conductive layers 5 and 6, as well as the shape of each corner of the insulative ceramic layers 2 and 3, intermediate layer 4, and conductive layers 5 and 6. The inventors made breakdown tests on insulating substrates having various radiuses (d2) of curvature at corners.
FIG. 7B is a graph showing results of the tests. In the graph, a dielectric breakdown voltage for a corner having a radius of curvature (d2) of 0.5 mm is set to be 1 (10 kV), and measured breakdown voltages for various radiuses (d2) of curvature are shown. As the radius of curvature (d2) at a corner of the insulative ceramic layers 2 and 3, intermediate layer 4, and first and second conductive layers 5 and 6 increases, a breakdown voltage at a creepage surface increases and saturates when the radius (d2) of curvature exceeds 2 mm. To improve the breakdown voltage of a creepage surface, increasing the radius (d2) of curvature of each corner is effective.
If the radius (d2) of curvature of a corner is 0.5 mm or larger, the breakdown voltage of a creepage surface is satisfactory. In consideration of data fluctuations and to secure reliability, the radius (d2) of curvature of a corner may be 1.0 mm or larger.
Due to electric field concentration, the influence of the shape of a corner on a breakdown voltage is greater in metal layers including the intermediate layer 4 and first and second conductive layers 5 and 6 than in the ceramic layers 2 and 3. Accordingly, it is preferable to shape the corners of at least the intermediate layer 4 and conductive layers 5 and 6 as mentioned above.
Eighth Embodiment
The eighth embodiment of the present invention relates to a technique of further improving a breakdown voltage at a creepage surface of an insulating substrate. FIG. 8A is a sectional view showing a creepage surface of an insulating substrate 30 having three insulative ceramic layers 18 a, 18 b, and 18 c. An edge of each of the ceramic layers 18 a, 18 b, and 18 c is chamfered as indicated with 20 to improve a breakdown voltage at the creepage surface. The larger the size (d3) of the chamfered part 20, the greater the breakdown voltage of the creepage surface. A proper size of the chamfered part 20 is ⅕, preferably, ⅓ of the thickness (d4) of a corresponding one of the ceramic layers 18 a, 18 b, and 18 c. An angle (θ) of the chamfered part 20 is preferably within the range of 30 to 60 degrees, more preferably at 45 degrees as shown in FIG. 8A, with respect to a vertical of the insulating substrate.
Ninth Embodiment
FIG. 8B is a sectional view showing a creepage surface of an insulating substrate 30 having three insulative ceramic layers 18 a, 18 b, and 18 c. The ninth embodiment further improves a breakdown voltage at a creepage surface of an insulating substrate by inserting an insulator 21 into each gap among the ceramic layers 18 a, 18 b, and 18 c of the insulating substrate 30. To easily fill the gaps among the ceramic layers 18 a, 18 b, and 18 c with an insulator, the insulator 21 may be thermosetting resin such as epoxy resin that is liquid when injecting and is solid after injected into a required shape.
As shown in FIG. 8C, each end face of an insulator 22 inserted into each gap among insulative ceramic layers 18 a, 18 b, and 18 c of an insulating substrate 30 may be extended outside an end face 29 of each ceramic layer, to further improve the breakdown voltage of a creepage surface of the substrate 30.
10th Embodiment
The 10th embodiment of the present invention relates to a method of reinforcing the strength of an insulating substrate. FIG. 9 is a sectional view showing an insulating substrate 30 having three insulative ceramic layers 18 a, 18 b, and 18 c. When thermal stress occurs to deform a module semiconductor device employing the substrate 30, the top ceramic layer 18 a or the bottom ceramic layer 18 c receives highest stress. To cope with this phenomenon, the 10th embodiment forms the top and bottom ceramic layers 18 a and 18 c from an insulative ceramic material such as aluminum oxide having higher fracture toughness and strength than aluminum nitride, thereby reinforcing the strength of the substrate 30. An improvement in the strength of the ceramic layers 18 a and 18 c may allow to thin the layers 18 a and 18 c, to suppress an increase in thermal resistance. Although the 10th embodiment employs the three insulative ceramic layers 18 a to 18 c, the present invention is applicable to insulating substrates having two and four or more insulative ceramic layers.
11th embodiment
The 11th embodiment relates to a method of manufacturing an insulating substrate, in particular, an insulating substrate 30 consisting of three insulative ceramic layers 18 a, 18 b, and 18 c of FIG. 10. The ceramic layers 18 a to 18 c, intermediate layers 19 a and 19 b, and first and second conductive layers 5 and 6 are joined together by soldering method, active metal brazing method, direct bonding copper method, or else, to easily form the insulating substrate 30.
The soldering method is carried out by inserting a solder sheet between joining surfaces of material layers and by heat-treating the solder sheet at 250° C. to 350° C. to melt the solder sheet and join the material layers together. The active metal brazing method is carried out by inserting an active metal brazing material containing silver, copper, or titanium between material layers to be joined together like the soldering method and by heat-treating them at 800° C. to 900° C. to melt the brazing material and join the material layers together. The direct bonding copper method is carried out by heating copper at joining surfaces of material layers to a temperature between the melting point (1083° C.) of copper and an eutectic temperature (1065° C.) of copper and copper monoxide and by joining the material layers together with a liquid copper oxide eutectic compound as a jointing material. If the intermediate layers or conductive layers of an insulating substrate are made of copper and the insulative ceramic layers thereof are made of aluminum nitride, a copper monoxide film of about 10 um thick is formed on each joining surface of the intermediate layers and an aluminum oxide (Al2O4) film of 10 mm thick on each joining surface of the ceramic layers to serve as joining layers.
The inventors carried out thermal cycle tests on insulating substrates formed by soldering method, active metal brazing method, and direct bonding copper method and observed sectional structures thereof.
The insulating substrates joined by soldering method showed good joint conditions with little defects such as voids. Each solder layer 23 (FIG. 10) has low fatigue strength, and therefore, may cause a crack if a large temperature difference occurs during thermal cycles. Accordingly, the soldering method is improper for module semiconductor devices for severe temperature conditions.
The insulating substrates joined by active metal brazing showed good joint conditions with little defects such as voids, like those by soldering method. Each layer of active metal brazing material has low fracture toughness, and therefore, may cause a crack if thermal cycles involve a large temperature difference. Accordingly, the active metal brazing method is improper for module semiconductor devices for severe temperature conditions.
Compared with the soldering method and active metal brazing method, the direct bonding copper method produces a small quantity of liquid when joining material layers together, and therefore, the insulating substrates joined by direct bonding copper method include many voids in each joint interface. However, the insulative ceramic layers 18 a to 18 c, intermediate layers 19 a and 19 b, first and second conductive layers 5 and 6, and copper layers of each insulating substrate joined by direct bonding copper method showed no cracks during thermal cycle tests. Consequently, it is said that the direct bonding copper method is the best among these three joining techniques. The voids observed in each joint interface made by direct bonding copper method may be reduced by flatly finishing the surface of each material layer before joining them together.
12th Embodiment
The joining techniques explained in the 11th embodiment have some problems in connection with productivity and resistance to thermal cycles. The 12th embodiment provides a method of manufacturing an insulating substrate that overcomes the problems. FIGS. 11A to 11C are sectional views showing the manufacturing method of the 12th embodiment.
(1) In FIG. 11A, insulative ceramic layers 18 a, 18 b, and 18 c are fixed at predetermined intervals in a forging die 25. Molten metal 24 is introduced into the die 25, to forge intermediate layers, a first conductive layer, and a second conductive layer. At this time, the ceramic layers 18 a to 18 c are sufficiently preheated to prevent large thermal stress. The metal 24 may be copper or aluminum that is suitable for making the intermediate and conductive layers.
(2) In FIG. 11B, the ceramic layers 18 a to 18 c and metal 24 are taken out of the die 25. The forged metal 24 serving as the intermediate and conductive layers is solidified to surround the ceramic layers 18 a to 18 c.
(3) In FIG. 11C, extra metal is removed by machining, electrolytic etching, etc., from the metal 24, to complete an insulating substrate 30 having the ceramic layers 18 a to 18 c, intermediate layers 19 a and 19 b, and conductive layers 5 and 6.
The method of the 12th embodiment involves no joining layers (solder or brazing metal layers) 23 of FIG. 10 that may cause a strength problem. Accordingly, the insulating substrate formed by the method of the 12th embodiment shows proper resistance to thermal cycles. Compared with the direct bonding copper method, the method of the 12th embodiment involves a large quantity of liquid in a joining (forging) stage, to reduce defects such as voids in each joint interface and improve the joint strength of the insulating substrate.
13th Embodiment
The manufacturing method of the 11th embodiment may cause a warp between an insulative ceramic layer and an intermediate layer or a conductive layer. Namely, the 11th embodiment has some difficulty in maintaining a flat joint interface and may cause a gap between surfaces that are joined together. The gap deteriorates joint strength, decreases a breakdown voltage, and causes stress concentration. To solve this, the 13th embodiment provides a method of manufacturing an insulating substrate having double intermediate layers to prevent a warp or gap.
FIG. 12 is a sectional view showing the manufacturing method of the 13th embodiment. An insulative ceramic layer 2 is provided with copper layers 4 a and 5, and an insulative ceramic layer 3 is provided with copper layers 4 b and 6. The copper layers 4 a and 4 b are joined to each other by soldering method, active metal brazing method, or direct bonding copper method explained in the 11th embodiment, to form an insulating substrate.
According to the 13th embodiment, the joined surfaces of the copper layers 4 a and 4 b are made of a single material, i.e., copper, to prevent the formation of a gap. As a result, the insulating substrate made by the method of the 13th embodiment has high joint strength.
Although the 13th embodiment joins two insulating substrates to form a two-layer insulating substrate, the method of the 13th embodiment is applicable to form an insulating substrate having three or more layers.
14th Embodiment
The 14th embodiment of the present invention provides a module semiconductor device employing an insulating substrate of any one of the embodiments mentioned above. FIG. 13 is a sectional view showing a module semiconductor device employing an insulating substrate 30 made of three insulative ceramic layers 18 a, 18 b, and 18 c, according to the 14th embodiment.
More precisely, the module semiconductor device consists of the insulative ceramic layers 18 a to 18 c, intermediate layers 19 a and 19 b each arranged between corresponding ones of the ceramic layers 18 a to 18 c to join them together, a first conductive layer 5 joined to the top surface of the top ceramic layer 18 a, a second conductive layer 6 joined to the bottom surface of the bottom ceramic layer 18 c, semiconductor chips 8 joined to the top surface of the first conductive layer 5, and a base 10 joined to the bottom surface of the second conductive layer 6. The base 10 is made of metal, ceramics, or a composite material thereof.
Even if any one of the ceramic layers 18 a to 18 c has strength lower than design strength and causes a breakage due to, for example, thermal stress, the remaining ceramic layers are sound to cause no dielectric breakdown in the insulating substrate. Namely, the module semiconductor device of the 14th embodiment is capable of continuously maintaining proper operation even if a breakage occurs in any one of the ceramic layers thereof.
Generally, semiconductor chips and an insulating substrate of a module semiconductor device are sealed with insulative sealing resin such as silicon gel to improve a breakdown voltage at a creepage surface of the insulating substrate. For the module semiconductor device of FIG. 13, the present invention impregnates each gap 26 among the ceramic layers 18 a to 18 c with insulative sealing resin 13, to further improve the breakdown strength of a creepage surface of the insulating substrate 30. The resin 13 may be silicon gel, epoxy-based resin, or else. The resin impregnation may be carried out in a vacuum or a pressure reduced atmosphere.
15th Embodiment
The insulating substrates of the embodiments mentioned above have different structures from those of the prior arts. Namely, the insulating substrates of the present invention are each made of a plurality of insulative ceramic layers. As a result, the insulating substrates of the present invention may need a separate manufacturing line when manufactured. This may cause some difficulties in terms of productivity and costs. To cope with this, the 15th embodiment shown in FIG. 14 provides another manufacturing method. The 15th embodiment lays insulating substrates 32 a, 32 b, and 32 c one upon another. Each of these substrates is of the prior art consisting of an insulative ceramic layer 30 a and conductive layers 31 a and 31 b that are joined to the top and bottom surfaces of the ceramic layer 30 a. Adjacent ones of the substrates 32 a to 32 c are joined to each other with a conductive joint layer 33, to form an integrated insulating substrate. These manufacturing processes are carried out through a conventional manufacturing line without modification.
The insulating substrates 32 a to 32 c may be joined together by active metal brazing method, soldering method, or direct bonding copper method depending on application. The active metal brazing method may be employed when high strength is needed at each joint. The soldering method may be employed when thermal stress must be reduced during manufacturing. The direct bonding copper method may be employed when high thermal fatigue strength is needed at each joint.
If high strength is not needed at each joint, a binding material selected from paste and organic resin containing heat-conducting components such as metal and ceramics to improve thermal conductivity may be used instead of the above-mentioned joining techniques. Employing the binding material greatly reduces the manufacturing costs of insulating substrates.
In this way, the 15th embodiment employs a conventional insulating-substrate-manufacturing line as it is to fabricate insulating substrates of high reliability at low costs.

Claims (1)

1. A method of manufacturing an insulating substrate, comprising the steps of:
laying insulating substrates one upon another, each of the insulating substrates consisting of an insulative ceramic layer having continuous planar top and bottom surfaces and conductive layers each having a continuous planar surface and joined to a respective one of the continuous planar top and bottom surfaces of the ceramic layer; and
joining adjacent ones of the insulating substrates to each other, wherein end faces of the ceramic layers are protruded by at least 0.5 mm. from corresponding end faces of the conductive layers at all the end faces of the ceramic layers.
US10/351,312 1998-12-10 2003-01-27 Insulating substrate, manufacturing method thereof, and module semiconductor device with insulating substrate Expired - Lifetime US7263766B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10/351,312 US7263766B2 (en) 1998-12-10 2003-01-27 Insulating substrate, manufacturing method thereof, and module semiconductor device with insulating substrate

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP35159698A JP3445511B2 (en) 1998-12-10 1998-12-10 Insulating substrate, method of manufacturing the same, and semiconductor device using the same
JP10-351596 1998-12-10
US09/457,335 US6605868B2 (en) 1998-12-10 1999-12-09 Insulating substrate including multilevel insulative ceramic layers joined with an intermediate layer
US10/351,312 US7263766B2 (en) 1998-12-10 2003-01-27 Insulating substrate, manufacturing method thereof, and module semiconductor device with insulating substrate

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09/457,335 Division US6605868B2 (en) 1998-12-10 1999-12-09 Insulating substrate including multilevel insulative ceramic layers joined with an intermediate layer

Publications (2)

Publication Number Publication Date
US20030168729A1 US20030168729A1 (en) 2003-09-11
US7263766B2 true US7263766B2 (en) 2007-09-04

Family

ID=18418346

Family Applications (2)

Application Number Title Priority Date Filing Date
US09/457,335 Expired - Lifetime US6605868B2 (en) 1998-12-10 1999-12-09 Insulating substrate including multilevel insulative ceramic layers joined with an intermediate layer
US10/351,312 Expired - Lifetime US7263766B2 (en) 1998-12-10 2003-01-27 Insulating substrate, manufacturing method thereof, and module semiconductor device with insulating substrate

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US09/457,335 Expired - Lifetime US6605868B2 (en) 1998-12-10 1999-12-09 Insulating substrate including multilevel insulative ceramic layers joined with an intermediate layer

Country Status (4)

Country Link
US (2) US6605868B2 (en)
JP (1) JP3445511B2 (en)
KR (1) KR100373471B1 (en)
CN (1) CN1143382C (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110069458A1 (en) * 2009-09-18 2011-03-24 Kabushiki Kaisha Toshiba Power module
US8516831B2 (en) 2010-07-01 2013-08-27 Toyota Motor Engineering & Manufacturing North America, Inc. Thermal energy steering device
US20190132956A1 (en) * 2016-06-23 2019-05-02 Mitsubishi Materials Corporation Method for manufacturing insulated circuit board, insulated circuit board, and thermoelectric conversion module
US11564307B2 (en) * 2016-12-22 2023-01-24 Rogers Germany Gmbh Carrier substrate with a thick metal interlayer and a cooling structure

Families Citing this family (51)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2829661B1 (en) * 2001-08-17 2004-12-03 Valeo Equip Electr Moteur ELECTRONIC POWER COMPONENT MODULE AND METHOD FOR ASSEMBLING SUCH A MODULE
JP2003086747A (en) * 2001-09-10 2003-03-20 Hitachi Ltd Insulation circuit board, its manufacturing method and semiconductor power element using the same
US6844621B2 (en) * 2002-08-13 2005-01-18 Fuji Electric Co., Ltd. Semiconductor device and method of relaxing thermal stress
US6787803B1 (en) * 2003-06-24 2004-09-07 Taiwan Semiconductor Manufacturing Company, Ltd. Test patterns for measurement of low-k dielectric cracking thresholds
JP4102788B2 (en) * 2004-08-16 2008-06-18 シャープ株式会社 Manufacturing method of liquid crystal display device
GB2418539A (en) * 2004-09-23 2006-03-29 Vetco Gray Controls Ltd Electrical circuit package
US7521788B2 (en) * 2004-11-15 2009-04-21 Samsung Electronics Co., Ltd. Semiconductor module with conductive element between chip packages
JP4547279B2 (en) * 2005-02-08 2010-09-22 ルネサスエレクトロニクス株式会社 Manufacturing method of semiconductor device
JP4721929B2 (en) * 2005-04-13 2011-07-13 京セラ株式会社 Multilayer circuit board and electronic component module
US8503180B2 (en) * 2005-12-30 2013-08-06 Smc Electrical Products, Inc. Variable frequency drive system apparatus and method for reduced ground leakage current and transistor protection
KR100700936B1 (en) * 2006-01-25 2007-03-28 삼성전자주식회사 Cooling apparatus and memory module having the same
JP4967447B2 (en) * 2006-05-17 2012-07-04 株式会社日立製作所 Power semiconductor module
JP2007329387A (en) * 2006-06-09 2007-12-20 Mitsubishi Electric Corp Semiconductor device
DE102006057718A1 (en) * 2006-12-01 2008-06-05 Forschungsverbund Berlin E.V. Semiconductor component e.g. semiconductor laser diode, has relaxation layer arranged between functional layer and solder and/or between solder and carrier substrate, where relaxation layer has thickness of micrometers, and is made of gold
JP4371151B2 (en) * 2007-05-28 2009-11-25 日立金属株式会社 Semiconductor power module
US8018047B2 (en) * 2007-08-06 2011-09-13 Infineon Technologies Ag Power semiconductor module including a multilayer substrate
US8154114B2 (en) 2007-08-06 2012-04-10 Infineon Technologies Ag Power semiconductor module
JP2009130060A (en) * 2007-11-21 2009-06-11 Toyota Industries Corp Heat dissipater
JP5070014B2 (en) * 2007-11-21 2012-11-07 株式会社豊田自動織機 Heat dissipation device
FR2957192B1 (en) * 2010-03-03 2013-10-25 Hispano Suiza Sa ELECTRONIC POWER MODULE FOR AN ACTUATOR FOR AN AIRCRAFT
DE102010003533B4 (en) * 2010-03-31 2013-12-24 Infineon Technologies Ag Substrate arrangement, method for producing a substrate arrangement, method for producing a power semiconductor module and method for producing a power semiconductor module arrangement
CN103222053A (en) 2010-09-24 2013-07-24 半导体元件工业有限责任公司 Circuit device
DE102010049499B4 (en) * 2010-10-27 2014-04-10 Curamik Electronics Gmbh Metal-ceramic substrate and method for producing such a substrate
US8253234B2 (en) 2010-10-28 2012-08-28 International Business Machines Corporation Optimized semiconductor packaging in a three-dimensional stack
US8405998B2 (en) 2010-10-28 2013-03-26 International Business Machines Corporation Heat sink integrated power delivery and distribution for integrated circuits
US8427833B2 (en) * 2010-10-28 2013-04-23 International Business Machines Corporation Thermal power plane for integrated circuits
JP5625794B2 (en) * 2010-11-18 2014-11-19 三菱マテリアル株式会社 Power module substrate manufacturing method
JP2012119597A (en) * 2010-12-03 2012-06-21 Mitsubishi Electric Corp Semiconductor device and manufacturing method of the same
WO2012093509A1 (en) * 2011-01-07 2012-07-12 富士電機株式会社 Semiconductor device and method of manufacturing thereof
TWI449138B (en) * 2011-01-19 2014-08-11 Subtron Technology Co Ltd Package carrier
JP2012234857A (en) * 2011-04-28 2012-11-29 Denki Kagaku Kogyo Kk Ceramic circuit boad and module using the same
FR2975528B1 (en) * 2011-05-17 2014-02-28 Alstom Transport Sa DEVICE FOR ELECTRICALLY INSULATING A CONDUCTIVE PLAN HAVING A FIRST ELECTRICAL POTENTIAL IN RELATION TO A SECOND POTENTIAL, COMPRISING MEANS FOR REDUCING THE ELECTROSTATIC FIELD VALUE AT A POINT OF THE PERIPHERAL EDGE OF THE CONDUCTIVE PLANE
TWI541488B (en) * 2011-08-29 2016-07-11 奇鋐科技股份有限公司 Heat dissipation device and method of manufacturing same
US10186903B2 (en) * 2012-08-28 2019-01-22 Philips Lighting Holding B.V. Electrical breakdown protection for a capacitive wireless powering system
JP6171622B2 (en) * 2012-08-31 2017-08-02 三菱マテリアル株式会社 Power module substrate, power module, and method of manufacturing power module substrate
JP6307832B2 (en) * 2013-01-22 2018-04-11 三菱マテリアル株式会社 Power module board, power module board with heat sink, power module with heat sink
JP6040803B2 (en) * 2013-02-22 2016-12-07 三菱マテリアル株式会社 Power module
JP6201532B2 (en) * 2013-08-30 2017-09-27 富士電機株式会社 Semiconductor device
US9867284B2 (en) * 2014-08-05 2018-01-09 At & S Austria Technologie & Systemtechnii Warpage control with intermediate material
JP6327105B2 (en) 2014-10-17 2018-05-23 三菱電機株式会社 Semiconductor device
CN104992932B (en) * 2015-05-26 2018-05-08 株洲南车时代电气股份有限公司 For carrying the insulating lining and IGBT module of chip
JP6616166B2 (en) * 2015-09-26 2019-12-04 京セラ株式会社 Circuit board and electronic device
US20190027379A1 (en) * 2015-11-16 2019-01-24 Intel Corporation Sintered heat spreaders with inserts
CN106550534B (en) * 2016-07-06 2019-11-19 深圳市微纳科学技术有限公司 Multi-layer ceramics printed circuit board and its manufacturing method
KR102378938B1 (en) * 2016-08-10 2022-03-25 주식회사 아모센스 Manufacturing Method of Substrate for High Frequency
DE102016119485A1 (en) * 2016-10-12 2018-04-12 Infineon Technologies Ag A chip carrier having an electrically conductive layer that extends beyond a thermally conductive dielectric sheet structure
JP7064710B2 (en) * 2018-02-28 2022-05-11 三菱マテリアル株式会社 Insulation circuit board and manufacturing method of insulation circuit board
CN109541280A (en) * 2018-12-26 2019-03-29 新纳传感***有限公司 Integrated current sensors
CN109541281A (en) * 2018-12-26 2019-03-29 新纳传感***有限公司 Glass isolator part and its manufacturing method, current sensor
CN109757027A (en) * 2019-01-26 2019-05-14 深圳莱必德科技股份有限公司 A kind of superconduction high-frequency high-speed wiring board and its manufacturing method
JP7346178B2 (en) * 2019-09-05 2023-09-19 株式会社東芝 semiconductor equipment

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4299873A (en) * 1979-04-06 1981-11-10 Hitachi, Ltd. Multilayer circuit board
US4868711A (en) * 1987-09-29 1989-09-19 Mitsubishi Mining And Cement Co. Ltd. Multilayered ceramic capacitor
US5120377A (en) * 1989-07-25 1992-06-09 Alps Electric Co., Ltd. Method of manufacturing laminated ceramic material
JPH05167006A (en) 1991-12-16 1993-07-02 Mitsubishi Electric Corp Semiconductor device and manufacturing method thereof; composite substrate used for semiconductor device and manufacturing method thereof
US5276955A (en) * 1992-04-14 1994-01-11 Supercomputer Systems Limited Partnership Multilayer interconnect system for an area array interconnection using solid state diffusion
JPH09121004A (en) 1995-06-23 1997-05-06 Toshiba Corp Composite ceramic substrate
JPH1093244A (en) 1996-09-18 1998-04-10 Toshiba Corp Multilayer silicon nitride circuit board

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5572064A (en) * 1978-11-25 1980-05-30 Kyocera Corp Ceramic substrate
US4221047A (en) * 1979-03-23 1980-09-09 International Business Machines Corporation Multilayered glass-ceramic substrate for mounting of semiconductor device
JPS58102532A (en) * 1981-12-15 1983-06-18 Toshiba Corp Semiconductor device
US4849284A (en) * 1987-02-17 1989-07-18 Rogers Corporation Electrical substrate material
JPH03232242A (en) * 1989-10-27 1991-10-16 Fuji Electric Co Ltd Laminated plate material to mount semiconductor device on
JPH10135634A (en) * 1990-03-19 1998-05-22 Hitachi Ltd Multilayer wiring board and its manufacture
EP0544329A3 (en) * 1991-11-28 1993-09-01 Kabushiki Kaisha Toshiba Semiconductor package
US5521332A (en) * 1992-08-31 1996-05-28 Kyocera Corporation High dielectric layer-containing alumina-based wiring substrate and package for semiconductor device
DE4418426B4 (en) * 1993-09-08 2007-08-02 Mitsubishi Denki K.K. Semiconductor power module and method of manufacturing the semiconductor power module
JP3045213B2 (en) * 1993-06-30 2000-05-29 三菱マテリアル株式会社 Substrate for thermal head
EP0661748A1 (en) * 1993-12-28 1995-07-05 Hitachi, Ltd. Semiconductor device
US5907187A (en) * 1994-07-18 1999-05-25 Kabushiki Kaisha Toshiba Electronic component and electronic component connecting structure
JP2992464B2 (en) * 1994-11-04 1999-12-20 キヤノン株式会社 Covering wire for current collecting electrode, photovoltaic element using the covering wire for current collecting electrode, and method of manufacturing the same
JP3383892B2 (en) * 1995-03-17 2003-03-10 同和鉱業株式会社 Method for manufacturing semiconductor mounting structure
US5644327A (en) * 1995-06-07 1997-07-01 David Sarnoff Research Center, Inc. Tessellated electroluminescent display having a multilayer ceramic substrate
US5769989A (en) * 1995-09-19 1998-06-23 International Business Machines Corporation Method and system for reworkable direct chip attach (DCA) structure with thermal enhancement
EP0794616B1 (en) * 1996-03-08 2003-01-29 Matsushita Electric Industrial Co., Ltd. An electronic part and a method of production thereof
JPH10218360A (en) * 1997-02-03 1998-08-18 Sumitomo Kinzoku Electro Device:Kk Ceramic substrate sheet, method for carrying the same, and method for storing the same in storing case
US6190834B1 (en) * 1997-05-15 2001-02-20 Hitachi, Ltd. Photosensitive resin composition, and multilayer printed circuit board using the same
JP2856193B2 (en) * 1997-05-15 1999-02-10 日本電気株式会社 Multi-chip module mounting structure
JPH10335579A (en) * 1997-05-27 1998-12-18 Toshiba Corp High power semiconductor module device
US6139666A (en) * 1999-05-26 2000-10-31 International Business Machines Corporation Method for producing ceramic surfaces with easily removable contact sheets

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4299873A (en) * 1979-04-06 1981-11-10 Hitachi, Ltd. Multilayer circuit board
US4868711A (en) * 1987-09-29 1989-09-19 Mitsubishi Mining And Cement Co. Ltd. Multilayered ceramic capacitor
US5120377A (en) * 1989-07-25 1992-06-09 Alps Electric Co., Ltd. Method of manufacturing laminated ceramic material
JPH05167006A (en) 1991-12-16 1993-07-02 Mitsubishi Electric Corp Semiconductor device and manufacturing method thereof; composite substrate used for semiconductor device and manufacturing method thereof
US5276955A (en) * 1992-04-14 1994-01-11 Supercomputer Systems Limited Partnership Multilayer interconnect system for an area array interconnection using solid state diffusion
JPH09121004A (en) 1995-06-23 1997-05-06 Toshiba Corp Composite ceramic substrate
JPH1093244A (en) 1996-09-18 1998-04-10 Toshiba Corp Multilayer silicon nitride circuit board

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
Handbook of Physical Quantities, edited by I. Grigoriev and E. Meilikhov, CRC Press, 1997, p. 667. *

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110069458A1 (en) * 2009-09-18 2011-03-24 Kabushiki Kaisha Toshiba Power module
US8519265B2 (en) 2009-09-18 2013-08-27 Kabushiki Kaisha Toshiba Power module
US8516831B2 (en) 2010-07-01 2013-08-27 Toyota Motor Engineering & Manufacturing North America, Inc. Thermal energy steering device
US20190132956A1 (en) * 2016-06-23 2019-05-02 Mitsubishi Materials Corporation Method for manufacturing insulated circuit board, insulated circuit board, and thermoelectric conversion module
US10798824B2 (en) * 2016-06-23 2020-10-06 Mitsubishi Materials Corporation Method for manufacturing insulated circuit board, insulated circuit board, and thermoelectric conversion module
US11564307B2 (en) * 2016-12-22 2023-01-24 Rogers Germany Gmbh Carrier substrate with a thick metal interlayer and a cooling structure

Also Published As

Publication number Publication date
JP3445511B2 (en) 2003-09-08
JP2000183212A (en) 2000-06-30
US20020066953A1 (en) 2002-06-06
US20030168729A1 (en) 2003-09-11
CN1143382C (en) 2004-03-24
CN1256514A (en) 2000-06-14
KR20000048052A (en) 2000-07-25
US6605868B2 (en) 2003-08-12
KR100373471B1 (en) 2003-02-25

Similar Documents

Publication Publication Date Title
US7263766B2 (en) Insulating substrate, manufacturing method thereof, and module semiconductor device with insulating substrate
US5654586A (en) Power semiconductor component having a buffer layer
EP1667508B1 (en) Ceramic circuit board, method for making the same, and power module
US8017446B2 (en) Method for manufacturing a rigid power module suited for high-voltage applications
CN108231709A (en) Power module with two-sided cooling
KR100957078B1 (en) Electrically isolated power device package
US5006921A (en) Power semiconductor switching apparatus with heat sinks
KR20180091011A (en) Copper ceramic substrate, a copper semi-finished product for manufacturing a copper ceramic substrate and a method for manufacturing a copper ceramic substrate
US20120106087A1 (en) Base plate
EP3358615B1 (en) Silicon nitride circuit board and semiconductor module using same
US7206205B2 (en) Inverter device and method of manufacturing the device thereof, and electric automobile incorporating the inverter device thereof
JP2002076214A (en) Insulating substrate, its manufacturing method, and semiconductor device using the same
CN109075159B (en) Semiconductor device and method for manufacturing the same
JP4360847B2 (en) Ceramic circuit board, heat dissipation module, and semiconductor device
US20020125563A1 (en) Power semiconductor module of high isolation strength
US20180277491A1 (en) Power electronics assemblies and vehicles incorporating the same
KR102396987B1 (en) Metal-ceramic substrate and manufacturing method of metal-ceramic substrate
CN110462820B (en) Semiconductor module having a base plate with concave curvature
KR100957079B1 (en) Power device with a plastic molded package and direct bonded substrate
EP2738805A1 (en) Aluminium bonding wire, connection structure, semiconductor device and manufacturing method of same
CN113903673A (en) Substrate for semiconductor module device and method for manufacturing substrate
CN110100308B (en) Semiconductor module with support structure on bottom side
US20220359423A1 (en) Semiconductor device and manufacturing method of semiconductor device
CN111584422A (en) Semiconductor device and method for manufacturing the same
JP2001345402A (en) Module-type semiconductor device and its method

Legal Events

Date Code Title Description
STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 12