US20210335303A1 - Goa circuit and liquid crystal display panel - Google Patents
Goa circuit and liquid crystal display panel Download PDFInfo
- Publication number
- US20210335303A1 US20210335303A1 US16/625,259 US201916625259A US2021335303A1 US 20210335303 A1 US20210335303 A1 US 20210335303A1 US 201916625259 A US201916625259 A US 201916625259A US 2021335303 A1 US2021335303 A1 US 2021335303A1
- Authority
- US
- United States
- Prior art keywords
- tft
- node
- signal
- pull
- stage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3674—Details of drivers for scan electrodes
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3674—Details of drivers for scan electrodes
- G09G3/3677—Details of drivers for scan electrodes suitable for active matrices only
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3696—Generation of voltages supplied to electrode drivers
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers
- G11C19/28—Digital stores in which the information is moved stepwise, e.g. shift registers using semiconductor elements
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/04—Structural and physical details of display devices
- G09G2300/0404—Matrix technologies
- G09G2300/0408—Integration of the drivers onto the display substrate
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
- G09G2310/0286—Details of a shift registers arranged for use in a driving circuit
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/08—Details of timing specific for flat panels, other than clock recovery
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/02—Improving the quality of display appearance
- G09G2320/0204—Compensation of DC component across the pixels in flat panels
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/02—Improving the quality of display appearance
- G09G2320/0233—Improving the luminance or brightness uniformity across the screen
Definitions
- the present disclosure relates to the field of display technologies, and more particularly, to a gate driver on array (GOA) circuit and a liquid crystal display panel.
- GOA gate driver on array
- GOA technology utilizes existing liquid crystal display (LCD) panel arrays to form scan driving signal circuits of gate lines on array substrates to achieve the driving method of scanning gates row by row.
- LCD liquid crystal display
- GOA technology has advantages such as saving a number of gate driver integrated circuit (IC) and achieving a narrower bezel, etc., and has been widely applied in panel design. Therefore, it is necessary to further stabilize GOA performance.
- IC gate driver integrated circuit
- a sufficient margin of a first node (node Q) of a GOA circuit is required.
- TFTs thin film transistors
- the present disclosure provides a gate driver on array (GOA) circuit and a liquid crystal display panel to solve problems of current leakage at node Q in existing GOA circuit.
- GOA gate driver on array
- the present disclosure provides the following technical solutions.
- the present disclosure provides a GOA circuit comprising a plurality of cascaded GOA units, wherein each stage of the GOA units comprises a pull-up control module, a pull-up module, a pull-down module, a pull-down holding module, and a hand-down module, wherein n is an integer, and wherein in an nth stage of the GOA unit: the pull-up control module is electrically connected to a first node and is configured to receive a first start signal for pulling up a voltage potential of the first node under a control of the first start signal.
- the pull-up module is electrically connected to a first node and is configured to receive a high frequency clock signal for outputting a scan signal according to the high frequency clock signal under a control of the first node.
- the pull-down module is electrically connected to the first node and is configured to receive a second start signal and a constant low voltage for pulling down voltage potentials of the first node and the scan signal to the constant low voltage under a control of the second start signal.
- the pull-down holding module is electrically connected to the first node and the constant low voltage and is configured to receive a first low frequency clock signal and a second low frequency clock signal for holding the voltage potentials of the first node at the constant low voltage and alternately outputting a first control signal and a second control signal under alternate affections of the first low frequency clock signal and the second low frequency clock signal.
- the hand-down module is electrically connected to a first node and is configured to receive the high frequency clock signal for outputting a stage signal according to the high frequency clock signal under the control of the first node.
- the pull-down holding module further comprises a blocking unit, and the blocking unit is electrically connected to the constant low voltage and the stage signal and is configured to receive the first control signal and the second control signal for blocking a leaking current of the first node.
- the hand-down module comprises a first thin film transistor, TFT, a gate of the first TFT is connected to the first node, a source of the first TFT is connected to the high frequency clock signal, and a drain of the first TFT is configured to output the stage signal.
- the pull-down holding module comprises a first pull-down holding unit and a second pull-down holding unit 402 .
- the first pull-down holding unit is electrically connected to the first node, a second node, and the constant low voltage and configured to receive the first low frequency clock signal for pulling down voltage potentials of the second node and the first control signal K(n) to the constant low voltage when the voltage potential of the first node is pulled up, and holding the voltage potential of the first node at the constant low voltage by periodically raising the voltage potential of the second node according to the first low frequency clock signal after the voltage potential of the first node being pulled down; and wherein the first pull-down holding unit simultaneously outputs the first control signal.
- the second pull-down holding unit is electrically connected to the first node, a third node, and the constant low voltage and is configured to receive the second low frequency clock signal for pulling down voltage potentials of the third node and the second control signal to the constant low voltage when the voltage potential of the first node is pulled up, and holding the voltage potential of the first node at the constant low voltage by periodically raising the voltage potential of the third node according to the second low frequency clock signal after the voltage potential of the first node being pulled down; and wherein the second pull-down holding unit simultaneously outputs the second control signal.
- the first pull-down holding unit comprises a second TFT, a third TFT, a fourth TFT, and a fifth TFT.
- a gate of the second TFT and a source of the second TFT are both connected to the first low frequency clock signal, and a drain of the second TFT is connected to the second node.
- a gate of the third TFT is connected to the first node, a source of the third TFT is connected to the second node, and a drain of the third TFT is connected to the constant low voltage.
- a gate of the fourth TFT is connected to the second node, a source of the fourth TFT is connected to the first low frequency clock signal, and a drain of the fourth TFT is configured to output the first control signal K(n).
- a gate of the fifth TFT is connected to the first node, a source of the fifth TFT is connected to the constant low voltage, and a drain of the fifth TFT is configured to output the first control signal.
- the second pull-down holding unit comprises a sixth TFT, a seventh TFT, an eighth TFT, and a ninth TFT.
- a gate of the sixth TFT and a source of the sixth TFT are both connected to the second low frequency clock signal, and a drain of the sixth TFT is connected to the third node.
- a gate of the seventh TFT is connected to the first node, a source of the seventh TFT is connected to the third node, and a drain of the seventh TFT is connected to the constant low voltage.
- a gate of the eighth TFT is connected to the third node, a source of the eighth TFT is connected to the second low frequency clock signal, and a drain of the eighth TFT is configured to output the second control signal.
- a gate of the ninth TFT is connected to the first node, a source of the ninth TFT is connected to the constant low voltage, and a drain of the ninth TFT is configured to output the second control signal.
- the pull-down holding module further comprises a tenth TFT and an eleventh TFT.
- a gate of the tenth TFT is connected to the first control signal, a source of the tenth TFT is connected to the first node, and a drain of the tenth TFT is configured to receive the stage signal.
- a gate of the eleventh TFT is connected to the second control signal, a source of the eleventh TFT is connected to the first node, and a drain of the eleventh TFT is configured to receive the stage signal.
- the blocking unit comprises a twelfth TFT and a thirteenth TFT.
- a gate of the twelfth TFT is connected to the first control signal, a source of the twelfth TFT is connected to the stage signal, and a drain of the twelfth TFT is connected to the constant low voltage.
- a gate of the thirteenth TFT is connected to the second control signal, a source of the thirteenth TFT is connected to the stage signal, and a drain of the thirteenth TFT is connected to the constant low voltage.
- each stage of the GOA units further comprises a bootstrap module 700 electrically connected to the first node and the scan signal and configured to raise and hold the voltage potential of the raised first node when the scan signal outputs a high voltage potential.
- the bootstrap module 700 comprises a capacitor, a first electrode plate of the capacitor is electrically connected to the first node, and a second electrode plate of the capacitor is electrically connected to the scan signal.
- the pull-up control module further comprises a third start signal, in first to fourth stages of the GOA units, the first start signals and the third start signals are equal to a starting signal, in the nth stage of the GOA units except the first to the fourth stages of the GOA units, the first start signal is equal to a scan signal of a (n ⁇ 4)th stage of the GOA units and the third start signal is equal to a stage signal of the (n ⁇ 4)th stage of the GOA units, in a last stage to a fourth-to-last stage of the GOA units, the second start signals are equal to the starting signal, and in the nth stage of the GOA units except the last stage to the fourth-to-last stage of the GOA units, the second start signal is equal to a scan signal of a (n+4)th stage of the GOA unit.
- the present disclosure further provides a liquid crystal display (LCD) panel comprising a gate driver on array, GOA, circuit, wherein the GOA circuit comprises a plurality of cascaded GOA units.
- Each stage of the GOA units includes a pull-up control module, a pull-up module, a pull-down module, a pull-down holding module, and a hand-down module.
- n is an integer
- the pull-up control module is electrically connected to a first node and is configured to receive a first start signal for pulling up a voltage potential of the first node under a control of the first start signal.
- the pull-up module is electrically connected to a first node and is configured to receive a high frequency clock signal for outputting a scan signal according to the high frequency clock signal under a control of the first node.
- the pull-down module is electrically connected to the first node and is configured to receive a second start signal and a constant low voltage for pulling down voltage potentials of the first node and the scan signal to the constant low voltage under a control of the second start signal.
- the pull-down holding module is electrically connected to the first node and the constant low voltage and is configured to receive a first low frequency clock signal and a second low frequency clock signal for holding the voltage potentials of the first node at the constant low voltage and alternately outputting a first control signal and a second control signal under alternate affections of the first low frequency clock signal and the second low frequency clock signal.
- the hand-down module is electrically connected to a first node and is configured to receive the high frequency clock signal for outputting a stage signal according to the high frequency clock signal under the control of the first node.
- the pull-down holding module further includes a blocking unit, and the blocking unit is electrically connected to the constant low voltage and the stage signal and is configured to receive the first control signal and the second control signal for blocking a leaking current of the first node.
- the hand-down module includes a first, thin film transistor, TFT, a gate of the first TFT is connected to the first node, a source of the first TFT is connected to the high frequency clock signal, and a drain of the first TFT is configured to output the stage signal.
- the pull-down holding module comprises a first pull-down holding unit and a second pull-down holding unit ( 402 ).
- the first pull-down holding unit is electrically connected to the first node Q(n), a second node, and the constant low voltage and is configured to receive the first low frequency clock signal for pulling down voltage potentials of the second node and the first control signal to the constant low voltage when the voltage potential of the first node is pulled up, and holding the voltage potential of the first node at the constant low voltage by periodically raising the voltage potential of the second node according to the first low frequency clock signal after the voltage potential of the first node being pulled down; and wherein the first pull-down holding unit simultaneously outputs the first control signal.
- the second pull-down holding unit is electrically connected to the first node, a third node, and the constant low voltage and is configured to receive the second low frequency clock signal for pulling down voltage potentials of the third node and the second control signal to the constant low voltage when the voltage potential of the first node is pulled up, and holding the voltage potential of the first node at the constant low voltage by periodically raising the voltage potential of the third node according to the second low frequency clock signal after the voltage potential of the first node being pulled down; and wherein the second pull-down holding unit ( 402 ) simultaneously outputs the second control signal.
- the first pull-down holding unit comprises a second TFT, a third TFT, a fourth TFT, and a fifth TFT.
- a gate of the second TFT and a source of the second TFT are both connected to the first low frequency clock signal.
- a drain of the second TFT is connected to the second node.
- a gate of the third TFT is connected to the first node Q(n), a source of the third TFT is connected to the second node, and a drain of the third TFT is connected to the constant low voltage.
- a gate of the fourth TFT is connected to the second node, a source of the fourth TFT is connected to the first low frequency clock signal, and a drain of the fourth TFT is connected to the first control signal.
- a gate of the fifth TFT is connected to the first node Q(n), a source of the fifth TFT is connected to the constant low voltage, and a drain of the fifth TFT is configured to output the first control signal.
- the second pull-down holding unit comprises a sixth TFT, a seventh TFT, an eighth TFT, and a ninth TFT.
- a gate of the sixth TFT and a source of the sixth TFT are both connected to the second low frequency clock signal, and a drain of the sixth TFT is connected to the third node.
- a gate of the seventh TFT is connected to the first node Q(n), a source of the seventh TFT is connected to the third node, and a drain of the seventh TFT is connected to the constant low voltage.
- a gate of the eighth TFT is connected to the third node, a source of the eighth TFT is connected to the second low frequency clock signal, and a drain of the eighth TFT is configured to output the second control signal.
- a gate of the ninth TFT is connected to the first node Q(n), a source of the ninth TFT is connected to the constant low voltage, and a drain of the ninth TFT is configured to output the second control signal.
- the pull-down holding module further comprises a tenth TFT and an eleventh TFT.
- a gate of the tenth TFT is connected to the first control signal, a source of the tenth TFT is connected to the first node, and a drain of the tenth TFT is configured to receive the stage signal.
- a gate of the eleventh TFT is connected to the second control signal, a source of the eleventh TFT is connected to the first node, and a drain of the eleventh TFT is configured to receive the stage signal.
- the blocking unit comprises a twelfth TFT and a thirteenth TFT.
- a gate of the twelfth TFT is connected to the first control signal, a source of the twelfth TFT is connected to the stage signal, and a drain of the twelfth TFT is connected to the constant low voltage.
- a gate of the thirteenth TFT is connected to the second control signal, a source of the thirteenth TFT is connected to the stage signal, and a drain of the thirteenth TFT is connected to the constant low voltage.
- each stage of the GOA units further comprises a bootstrap module electrically connected to the first node and the scan signal and configured to raise and hold the raised voltage potential of the first node when the scan signal outputs a high voltage potential.
- the bootstrap module comprises a capacitor, a first electrode plate of the capacitor is electrically connected to the first node and a second electrode plate of the capacitor is electrically connected to the scan signal.
- the pull-up control module further comprises a third start signal, in first to fourth stages of the GOA units, the first start signals and the third start signals are equal to a starting signal, in the nth stage of the GOA units except the first to the fourth stages of the GOA units, the first start signal is equal to a scan signal of a (n ⁇ 4)th stage of the GOA units and the third start signal is equal to a stage signal of the (n ⁇ 4)th stage of the GOA units, in a last stage to a fourth-to-last stage of the GOA units, the second start signals are equal to the starting signal, and in the nth stage of the GOA units except the last stage to the fourth-to-last stage of the GOA units, the second start signal is equal to a scan signal of a (n+4)th stage of the GOA unit
- the blocking unit is disposed in each stage of the GOA units for blocking the leaking currents of the first node.
- the blocking unit includes the twelfth TFT and the thirteenth TFT.
- the first control signal and the second control signal are at the low voltage potential
- both gates of the twelfth TFT and the thirteenth TFT are at the low voltage potential, so that the gate-source voltage differences between the twelfth TFT and the thirteenth TFT are large enough to properly turn off the twelfth TFT and the thirteenth TFT.
- leakage of currents of the first node is prevented, allowing the GOA circuit to have higher temperature tolerance so that its reliability is enhanced.
- FIG. 1 illustrates a structural diagram of a gate driver on array (GOA) circuit of an embodiment of the present disclosure.
- GOA gate driver on array
- FIG. 2 illustrates a structural diagram of a first STT circuit of an embodiment of the present disclosure.
- FIG. 3 illustrates a structural diagram of a second STT circuit of an embodiment of the present disclosure.
- FIG. 4 illustrates a time sequence diagram of an embodiment of the present disclosure.
- FIG. 5 illustrates a waveform diagram of a node Q of the GOA circuit of an embodiment of the present disclosure.
- One of the embodiments provides a gate driver on array (GOA) circuit including a plurality of cascaded GOA units 1000 .
- Each stage of the GOA units 1000 includes a pull-up control module 100 , a pull-up module 200 , a pull-down module 300 , a pull-down holding module 400 , and a hand-down module 500 .
- n is an integer
- the pull-up control module 100 is electrically connected to a first node Q(n) and is configured to receive a first start signal CT 1 for pulling up a voltage potential of the first node Q(n) under a control of the first start signal CT 1 .
- the pull-up module 200 is electrically connected to the first node Q(n) and is configured to receive a high frequency clock signal CK(n) for outputting a scan signal G(n) according to the high frequency clock signal CK(n) under a control of the first node Q(n).
- the pull-down module 300 is electrically connected to the first node Q(n) and is configured to receive a second start signal CT 2 and a constant low voltage Vss for pulling down voltage potentials of the first node Q(n) and the scan signal G(n) to the constant low voltage Vss under a control of the second start signal CT 2 .
- the pull-down holding module 400 is electrically connected to the first node Q(n) and the constant low voltage Vss and is configured to receive a first low frequency clock signal LC 1 and a second low frequency clock signal LC 2 for holding the voltage potentials of the first node Q(n) at the constant low voltage Vss and alternately outputting a first control signal K(n) and a second control signal P(n) under alternating actions of the first low frequency clock signal LC 1 and the second low frequency clock signal LC 2 .
- the hand-down module 500 is electrically connected to the first node Q(n) and is configured to receive the high frequency clock signal CK(n) for outputting a stage signal ST(n) according to the high frequency clock signal CK(n) under the control of the first node Q(n).
- the pull-down holding module 400 further includes a blocking unit 600 .
- the blocking unit 600 is electrically connected to the constant low voltage Vss and the stage signal ST(n) and is configured to receive the first control signal K(n) and the second control signal P(n) for blocking a leaking current of the first node Q(n).
- each stage of the GOA units 1000 further includes a bootstrap module 700 electrically connected to the first node Q(n) and the scan signal G(n).
- the bootstrap module is configured to raise and hold the raised voltage potential of the first node Q(n) when the scan signal G(n) outputs a high voltage potential.
- the bootstrap module 700 includes a capacitor, wherein a first electrode plate of the capacitor is electrically connected to the first node Q(n), and a second electrode plate of the capacitor is electrically connected to the scan signal G(n).
- the pull-up control module 100 further includes a third start signal CT 3 .
- the first start signals CT 1 and the third start signals CT 3 are equal to a starting signal STV.
- the first start signal CT 1 is equal to a scan signal G(n ⁇ 4) of an n ⁇ 4th stage of the GOA units
- the third start signal CT 3 is equal to a stage signal ST(n ⁇ 4) of the n ⁇ 4th stage of the GOA units.
- the second start signals CT 2 are equal to the starting signal STV.
- the second start signal CT 2 is equal to a scan signal G(n+4) of an n+4th stage of the GOA unit.
- the hand-down module 500 includes a first thin film transistor (TFT) T 1 .
- a gate of the first TFT T 1 is connected to the first node Q(n).
- a source of the first TFT T 1 is connected to the high frequency clock signal CK(n).
- a drain of the first TFT T 1 is configured to output the stage signal ST(n).
- the pull-down holding module 400 includes a first pull-down holding unit 401 and a second pull-down holding unit 402 .
- the first pull-down holding unit 401 is electrically connected to the first node Q(n), a second node S(n), and the constant low voltage Vss.
- the first pull-down holding unit 401 is configured to receive the first low frequency clock signal LC 1 for pulling down voltage potentials of the second node S(n) and the first control signal K(n) to the constant low voltage Vss when the voltage potential of the first node Q(n) is pulled up, and holding the voltage potential of the first node Q(n) at the constant low voltage Vss by periodically raising the voltage potential of the second node S(n) according to the first low frequency clock signal LC 1 after the voltage potential of the first node Q(n) is pulled down.
- the first pull-down holding unit 401 simultaneously outputs the first control signal K(n).
- the second pull-down holding unit 402 is electrically connected to the first node Q(n), a third node T(n), and the constant low voltage Vss.
- the second pull-down holding unit 402 is configured to receive the second low frequency clock signal LC 2 for pulling down voltage potentials of the third node T(n) and the second control signal P(n) to the constant low voltage Vss when the voltage potential of the first node Q(n) is pulled up, and holding the voltage potential of the first node Q(n) at the constant low voltage Vss by periodically raising the voltage potential of the third node T(n) according to the second low frequency clock signal LC 2 after the voltage potential of the first node Q(n) is pulled down.
- the second pull-down holding unit 402 simultaneously outputs the second control signal P(n).
- the first pull-down holding unit 401 includes a second TFT T 2 , a third TFT T 3 , a fourth TFT T 4 , and a fifth TFT T 5 .
- a gate of the second TFT T 2 and a source of the second TFT T 2 are both connected to the first low frequency clock signal LC 1 .
- a drain of the second TFT T 2 is connected to the second node S(n).
- a gate of the third TFT T 3 is connected to the first node Q(n).
- a source of the third TFT T 3 is connected to the second node S(n).
- a drain of the third TFT T 3 is connected to the constant low voltage Vss.
- a gate of the fourth TFT T 4 is connected to the second node S(n).
- a source of the fourth TFT T 4 is connected to the first low frequency clock signal LC 1 .
- a drain of the fourth TFT T 4 is configured to output the first control signal K(n).
- a gate of the fifth TFT T 5 is connected to the first node Q(n).
- a source of the fifth TFT T 5 is connected to the constant low voltage Vss.
- a drain of the fifth TFT T 5 is configured to output the first control signal K(n).
- the second pull-down holding unit 402 includes a sixth TFT T 6 , a seventh TFT T 7 , an eighth TFT T 8 , and a ninth TFT T 9 .
- a gate of the sixth TFT T 6 and a source of the sixth TFT T 6 are both connected to the second low frequency clock signal LC 2 .
- a drain of the sixth TFT T 6 is connected to the third node T(n).
- a gate of the seventh TFT T 7 is connected to the first node Q(n).
- a source of the seventh TFT T 7 is connected to the third node T(n).
- a drain of the seventh TFT T 7 is connected to the constant low voltage Vss.
- a gate of the eighth TFT T 8 is connected to the third node T(n).
- a source of the eighth TFT T 8 is connected to the second low frequency clock signal LC 2 .
- a drain of the eighth TFT T 8 is configured to output the second control signal P(n).
- a gate of the ninth TFT T 9 is connected to the first node Q(n).
- a source of the ninth TFT T 9 is connected to the constant low voltage Vss.
- a drain of the ninth TFT T 9 is configured to output the second control signal P(n).
- the pull-down holding module 400 further includes a tenth TFT T 10 and an eleventh TFT T 11 .
- a gate of the tenth TFT T 10 is connected to the first control signal K(n).
- a source of the tenth TFT T 10 is connected to the first node Q(n).
- a drain of the tenth TFT T 10 is configured to receive the stage signal ST(n).
- a gate of the eleventh TFT T 11 is connected to the second control signal P(n).
- a source of the eleventh TFT T 11 is connected to the first node Q(n).
- a drain of the eleventh TFT T 11 is configured to receive the stage signal ST(n).
- the blocking unit 600 includes a twelfth TFT T 12 and a thirteenth TFT T 13 .
- a gate of the twelfth TFT T 12 is connected to the first control signal K(n).
- a source of the twelfth TFT T 12 is connected to the stage signal ST(n).
- a drain of the twelfth TFT T 12 is connected to the constant low voltage Vss.
- a gate of the thirteenth TFT T 13 is connected to the second control signal P(n).
- a source of the thirteenth TFT T 13 is connected to the stage signal ST(n).
- a drain of the thirteenth TFT T 1 is connected to the constant low voltage Vss.
- the first TFT T 1 , the twelfth TFT T 12 , and the tenth TFT T 10 form a series of thin-film transistor (STT) structure, as shown in FIG. 2 , when the first low frequency clock signal LC 1 operates.
- the first TFT T 1 , the thirteenth TFT T 13 , and the eleventh TFT T 11 form the STT structure, as shown in FIG. 3 , when the second low frequency clock signal LC 2 operates.
- the STT structure refer to a structure consisting of a series of TFTs.
- FIG. 4 illustrates signal time sequences
- FIG. 2 when the first node Q(n) and the high frequency clock signal CK(n) are at the high voltage potential, the stage signal ST(n) is also at the high voltage potential.
- the first pull-down holding unit 401 when the first node Q(n) is at the high voltage potential, the third TFT T 3 and the fifth TFT T 5 are turned on, the constant low voltage Vss is output from the first pull-down holding unit 401 for making the outputted first control signal K(n) be at the low voltage potential.
- Vgs a voltage difference between the gate and the source of the twelfth TFT T 12 is extremely low (because Vgs is equal to the voltage of the first control signal K(n) minus the voltage of the stage signal ST(n)), so that the twelfth TFT T 12 is properly turned off.
- Vgs is equal to the voltage of the first control signal K(n) minus the voltage of the stage signal ST(n)
- the stage signal ST(n) is also at the high voltage potential.
- the second pull-down holding unit 402 when the first node Q(n) is at the high voltage potential, the seventh TFT T 7 and the ninth TFT T 9 are turned on, the constant low voltage Vss is output from the second pull-down holding unit 402 for making the outputted second control signal P(n) be at the low voltage potential.
- the voltage difference Vgs between the gate and the source of the thirteenth TFT T 13 is extremely low (because Vgs is equal to the voltage potential of the second control signal P(n) minus the voltage potential of the stage signal ST(n)).
- the thirteenth TFT T 13 is properly turned off, so that the leakage of current at the first node Q(n) is prevented and the voltage potential of the first node Q(n) is properly held.
- FIG. 5 is a simulation waveform diagram at the node Q output of the GOA circuit of the present disclosure. It is obvious that the performance of a waveform S 1 at the node Q of the GOA circuit of the present disclosure is better than the performance of a waveform S 2 at the node Q of the existing GOA circuit.
- One of the embodiments further provides a liquid crystal display panel comprising a gate driver on array (GOA) circuit.
- the GOA circuit includes a plurality of cascaded GOA units. Each stage of the GOA units includes a pull-up control module, a pull-up module, a pull-down module, a pull-down holding module, and a hand-down module.
- n is an integer
- the pull-up control module is electrically connected to a first node and is configured to receive a first start signal for pulling up a voltage potential of the first node under a control of the first start signal.
- the pull-up module is electrically connected to the first node and is configured to receive a high frequency clock signal for outputting a scan signal according to the high frequency clock signal under a control of the first node.
- the pull-down module is electrically connected to the first node and is configured to receive a second start signal and a constant low voltage for pulling down voltage potentials of the first node and the scan signal to the constant low voltage under a control of the second start signal.
- the pull-down holding module is electrically connected to the first node and the constant low voltage and is configured to receive a first low frequency clock signal and a second low frequency clock signal for holding the voltage potentials of the first node at the constant low voltage and alternately outputting a first control signal and a second control signal under alternating actions of the first low frequency clock signal and the second low frequency clock signal.
- the hand-down module is electrically connected to the first node and is configured to receive the high frequency clock signal for outputting a stage signal according to the high frequency clock signal under the control of the first node.
- the pull-down holding module further includes a blocking unit, and the blocking unit is electrically connected to the constant low voltage and the stage signal and is configured to receive the first control signal and the second control signal for blocking a leaking current of the first node.
- the hand-down module includes a first thin film transistor (TFT), a gate of the first TFT is connected to the first node, a source of the first TFT is connected to the high frequency clock signal, and a drain of the first TFT is configured to output the stage signal.
- TFT thin film transistor
- the pull-down holding module comprises a first pull-down holding unit and a second pull-down holding unit.
- the first pull-down holding unit is electrically connected to the first node, a second node, and the constant low voltage, and is configured to receive the first low frequency clock signal for pulling down voltage potentials of the second node and the first control signal to the constant low voltage when the voltage potential of the first node is pulled up, and holding the voltage potential of the first node at the constant low voltage by periodically raising the voltage potential of the second node according to the first low frequency clock signal after the voltage potential of the first node is pulled down; and wherein the first pull-down holding unit simultaneously outputs the first control signal.
- the second pull-down holding unit is electrically connected to the first node, a third node, and the constant low voltage, and is configured to receive the second low frequency clock signal for pulling down voltage potentials of the third node and the second control signal to the constant low voltage when the voltage potential of the first node is pulled up, and holding the voltage potential of the first node at the constant low voltage by periodically raising the voltage potential of the third node according to the second low frequency clock signal after the voltage potential of the first node is pulled down; and wherein the second pull-down holding unit simultaneously outputs the second control signal.
- the first pull-down holding unit comprises a second TFT, a third TFT, a fourth TFT, and a fifth TFT.
- a gate of the second TFT and a source of the second TFT are both connected to the first low frequency clock signal.
- a drain of the second TFT is connected to the second node.
- a gate of the third TFT is connected to the first node, a source of the third TFT is connected to the second node, and a drain of the third TFT is connected to the constant low voltage.
- a gate of the fourth TFT is connected to the second node, a source of the fourth TFT is connected to the first low frequency clock signal, and a drain of the fourth TFT is connected to the first control signal.
- a gate of the fifth TFT is connected to the first node, a source of the fifth TFT is connected to the constant low voltage, and a drain of the fifth TFT is configured to output the first control signal.
- the second pull-down holding unit comprises a sixth TFT, a seventh TFT, an eighth TFT, and a ninth TFT.
- a gate of the sixth TFT and a source of the sixth TFT are both connected to the second low frequency clock signal, and a drain of the sixth TFT is connected to the third node.
- a gate of the seventh TFT is connected to the first node, a source of the seventh TFT is connected to the third node, and a drain of the seventh TFT is connected to the constant low voltage.
- a gate of the eighth TFT is connected to the third node, a source of the eighth TFT is connected to the second low frequency clock signal, and a drain of the eighth TFT is configured to output the second control signal.
- a gate of the ninth TFT is connected to the first node, a source of the ninth TFT is connected to the constant low voltage, and a drain of the ninth TFT is configured to output the second control signal.
- the pull-down holding module further comprises a tenth TFT and an eleventh TFT.
- a gate of the tenth TFT is connected to the first control signal, a source of the tenth TFT is connected to the first node, and a drain of the tenth TFT is configured to receive the stage signal.
- a gate of the eleventh TFT is connected to the second control signal, a source of the eleventh TFT is connected to the first node, and a drain of the eleventh TFT is configured to receive the stage signal.
- the blocking unit comprises a twelfth TFT and a thirteenth TFT.
- a gate of the twelfth TFT is connected to the first control signal, a source of the twelfth TFT is connected to the stage signal, and a drain of the twelfth TFT is connected to the constant low voltage.
- a gate of the thirteenth TFT is connected to the second control signal, a source of the thirteenth TFT is connected to the stage signal, and a drain of the thirteenth TFT is connected to the constant low voltage.
- each stage of the GOA units further comprises a bootstrap module electrically connected to the first node and the scan signal and configured to raise and hold the raised voltage potential of the first node when the scan signal outputs a high voltage potential.
- the bootstrap module comprises a capacitor, a first electrode plate of the capacitor is electrically connected to the first node and a second electrode plate of the capacitor is electrically connected to the scan signal.
- the pull-up control module further comprises a third start signal, in first to fourth stages of the GOA units, the first start signals and the third start signals are equal to a starting signal, in the nth stage of the GOA units except the first to the fourth stages of the GOA units, the first start signal is equal to a scan signal of an n ⁇ 4th stage of the GOA units and the third start signal is equal to a stage signal of the n ⁇ 4th stage of the GOA units, in a last stage to a fourth-to-last stage of the GOA units, the second start signals are equal to the starting signal, and in the nth stage of the GOA units except the last stage to the fourth-to-last stage of the GOA units, the second start signal is equal to a scan signal of an n+4th stage of the GOA unit.
- the blocking unit is disposed in each stages of the GOA units for blocking the leaking currents of the first node.
- the blocking unit includes the twelfth TFT and the thirteenth TFT.
- the first control signal and the second control signal are at the low voltage potential
- both gates of the twelfth TFT and the thirteenth TFT are at the low voltage potential, so that the gate-source voltage differences between the twelfth TFT and the thirteenth TFT are large enough to properly turn off the twelfth TFT and the thirteenth TFT.
- leakage of current at the first node is prevented, allowing the GOA circuit to have higher temperature tolerance so that its reliability is enhanced.
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Liquid Crystal Display Device Control (AREA)
Abstract
The present disclosure provides a gate driver on array (GOA) circuit and a liquid crystal display panel. A blocking unit is disposed in each stages of GOA units. When a first node is at a high voltage potential and a stage signal is also at a high voltage potential, a first control signal and a second control signal are at a low voltage potential and both gates of a twelfth thin-film transistor (TFT) and a thirteenth TFT are at the low voltage potential so that gate-source voltage differences between the twelfth TFT and the thirteenth TFT are large enough to properly turn off the twelfth TFT and the thirteenth TFT. Thus, current leakage of the first node is prevented.
Description
- The present disclosure claims priority of China Patent application filed with the National Intellectual Property Administration on Nov. 26, 2019, application number is 20191174730.2 and the title is “GOA circuit and liquid crystal display panel”. The content of the application is cited and incorporated in the present disclosure
- The present disclosure relates to the field of display technologies, and more particularly, to a gate driver on array (GOA) circuit and a liquid crystal display panel.
- GOA technology utilizes existing liquid crystal display (LCD) panel arrays to form scan driving signal circuits of gate lines on array substrates to achieve the driving method of scanning gates row by row.
- GOA technology has advantages such as saving a number of gate driver integrated circuit (IC) and achieving a narrower bezel, etc., and has been widely applied in panel design. Therefore, it is necessary to further stabilize GOA performance. In order to improve stability of GOA, a sufficient margin of a first node (node Q) of a GOA circuit is required. Especially, when the GOA circuit operates at high temperature, current leakage of thin film transistors (TFTs) in the GOA circuit increases, and thus the node cannot effectively maintain a required voltage potential, which affects the margin of the GOA circuit and further affects the performance of the GOA circuit.
- Therefore, the problem of current leakage at node Q in the existing GOA circuit needs to be solved.
- The present disclosure provides a gate driver on array (GOA) circuit and a liquid crystal display panel to solve problems of current leakage at node Q in existing GOA circuit.
- To solve the problems above, the present disclosure provides the following technical solutions.
- The present disclosure provides a GOA circuit comprising a plurality of cascaded GOA units, wherein each stage of the GOA units comprises a pull-up control module, a pull-up module, a pull-down module, a pull-down holding module, and a hand-down module, wherein n is an integer, and wherein in an nth stage of the GOA unit: the pull-up control module is electrically connected to a first node and is configured to receive a first start signal for pulling up a voltage potential of the first node under a control of the first start signal. The pull-up module is electrically connected to a first node and is configured to receive a high frequency clock signal for outputting a scan signal according to the high frequency clock signal under a control of the first node. The pull-down module is electrically connected to the first node and is configured to receive a second start signal and a constant low voltage for pulling down voltage potentials of the first node and the scan signal to the constant low voltage under a control of the second start signal. The pull-down holding module is electrically connected to the first node and the constant low voltage and is configured to receive a first low frequency clock signal and a second low frequency clock signal for holding the voltage potentials of the first node at the constant low voltage and alternately outputting a first control signal and a second control signal under alternate affections of the first low frequency clock signal and the second low frequency clock signal. The hand-down module is electrically connected to a first node and is configured to receive the high frequency clock signal for outputting a stage signal according to the high frequency clock signal under the control of the first node. The pull-down holding module further comprises a blocking unit, and the blocking unit is electrically connected to the constant low voltage and the stage signal and is configured to receive the first control signal and the second control signal for blocking a leaking current of the first node.
- In the GOA circuit of the present disclosure, the hand-down module comprises a first thin film transistor, TFT, a gate of the first TFT is connected to the first node, a source of the first TFT is connected to the high frequency clock signal, and a drain of the first TFT is configured to output the stage signal.
- In the GOA circuit of the present disclosure, the pull-down holding module comprises a first pull-down holding unit and a second pull-
down holding unit 402. The first pull-down holding unit is electrically connected to the first node, a second node, and the constant low voltage and configured to receive the first low frequency clock signal for pulling down voltage potentials of the second node and the first control signal K(n) to the constant low voltage when the voltage potential of the first node is pulled up, and holding the voltage potential of the first node at the constant low voltage by periodically raising the voltage potential of the second node according to the first low frequency clock signal after the voltage potential of the first node being pulled down; and wherein the first pull-down holding unit simultaneously outputs the first control signal. The second pull-down holding unit is electrically connected to the first node, a third node, and the constant low voltage and is configured to receive the second low frequency clock signal for pulling down voltage potentials of the third node and the second control signal to the constant low voltage when the voltage potential of the first node is pulled up, and holding the voltage potential of the first node at the constant low voltage by periodically raising the voltage potential of the third node according to the second low frequency clock signal after the voltage potential of the first node being pulled down; and wherein the second pull-down holding unit simultaneously outputs the second control signal. - In the GOA circuit of the present disclosure, the first pull-down holding unit comprises a second TFT, a third TFT, a fourth TFT, and a fifth TFT. A gate of the second TFT and a source of the second TFT are both connected to the first low frequency clock signal, and a drain of the second TFT is connected to the second node. A gate of the third TFT is connected to the first node, a source of the third TFT is connected to the second node, and a drain of the third TFT is connected to the constant low voltage. A gate of the fourth TFT is connected to the second node, a source of the fourth TFT is connected to the first low frequency clock signal, and a drain of the fourth TFT is configured to output the first control signal K(n). A gate of the fifth TFT is connected to the first node, a source of the fifth TFT is connected to the constant low voltage, and a drain of the fifth TFT is configured to output the first control signal.
- In the GOA circuit of the present disclosure, the second pull-down holding unit comprises a sixth TFT, a seventh TFT, an eighth TFT, and a ninth TFT. A gate of the sixth TFT and a source of the sixth TFT are both connected to the second low frequency clock signal, and a drain of the sixth TFT is connected to the third node. A gate of the seventh TFT is connected to the first node, a source of the seventh TFT is connected to the third node, and a drain of the seventh TFT is connected to the constant low voltage. A gate of the eighth TFT is connected to the third node, a source of the eighth TFT is connected to the second low frequency clock signal, and a drain of the eighth TFT is configured to output the second control signal. A gate of the ninth TFT is connected to the first node, a source of the ninth TFT is connected to the constant low voltage, and a drain of the ninth TFT is configured to output the second control signal.
- In the GOA circuit of the present disclosure, the pull-down holding module further comprises a tenth TFT and an eleventh TFT. A gate of the tenth TFT is connected to the first control signal, a source of the tenth TFT is connected to the first node, and a drain of the tenth TFT is configured to receive the stage signal. A gate of the eleventh TFT is connected to the second control signal, a source of the eleventh TFT is connected to the first node, and a drain of the eleventh TFT is configured to receive the stage signal.
- In the GOA circuit of the present disclosure, the blocking unit comprises a twelfth TFT and a thirteenth TFT. A gate of the twelfth TFT is connected to the first control signal, a source of the twelfth TFT is connected to the stage signal, and a drain of the twelfth TFT is connected to the constant low voltage. A gate of the thirteenth TFT is connected to the second control signal, a source of the thirteenth TFT is connected to the stage signal, and a drain of the thirteenth TFT is connected to the constant low voltage.
- In the GOA circuit of the present disclosure, each stage of the GOA units further comprises a
bootstrap module 700 electrically connected to the first node and the scan signal and configured to raise and hold the voltage potential of the raised first node when the scan signal outputs a high voltage potential. - In the GOA circuit of the present disclosure, the
bootstrap module 700 comprises a capacitor, a first electrode plate of the capacitor is electrically connected to the first node, and a second electrode plate of the capacitor is electrically connected to the scan signal. - In the GOA circuit of the present disclosure, the pull-up control module further comprises a third start signal, in first to fourth stages of the GOA units, the first start signals and the third start signals are equal to a starting signal, in the nth stage of the GOA units except the first to the fourth stages of the GOA units, the first start signal is equal to a scan signal of a (n−4)th stage of the GOA units and the third start signal is equal to a stage signal of the (n−4)th stage of the GOA units, in a last stage to a fourth-to-last stage of the GOA units, the second start signals are equal to the starting signal, and in the nth stage of the GOA units except the last stage to the fourth-to-last stage of the GOA units, the second start signal is equal to a scan signal of a (n+4)th stage of the GOA unit.
- The present disclosure further provides a liquid crystal display (LCD) panel comprising a gate driver on array, GOA, circuit, wherein the GOA circuit comprises a plurality of cascaded GOA units. Each stage of the GOA units includes a pull-up control module, a pull-up module, a pull-down module, a pull-down holding module, and a hand-down module. Where n is an integer, and in an nth stage of the GOA unit: The pull-up control module is electrically connected to a first node and is configured to receive a first start signal for pulling up a voltage potential of the first node under a control of the first start signal. The pull-up module is electrically connected to a first node and is configured to receive a high frequency clock signal for outputting a scan signal according to the high frequency clock signal under a control of the first node. The pull-down module is electrically connected to the first node and is configured to receive a second start signal and a constant low voltage for pulling down voltage potentials of the first node and the scan signal to the constant low voltage under a control of the second start signal. The pull-down holding module is electrically connected to the first node and the constant low voltage and is configured to receive a first low frequency clock signal and a second low frequency clock signal for holding the voltage potentials of the first node at the constant low voltage and alternately outputting a first control signal and a second control signal under alternate affections of the first low frequency clock signal and the second low frequency clock signal. The hand-down module is electrically connected to a first node and is configured to receive the high frequency clock signal for outputting a stage signal according to the high frequency clock signal under the control of the first node. The pull-down holding module further includes a blocking unit, and the blocking unit is electrically connected to the constant low voltage and the stage signal and is configured to receive the first control signal and the second control signal for blocking a leaking current of the first node.
- In the LCD panel of the present disclosure, the hand-down module includes a first, thin film transistor, TFT, a gate of the first TFT is connected to the first node, a source of the first TFT is connected to the high frequency clock signal, and a drain of the first TFT is configured to output the stage signal.
- In the LCD panel of the present disclosure, the pull-down holding module comprises a first pull-down holding unit and a second pull-down holding unit (402). The first pull-down holding unit is electrically connected to the first node Q(n), a second node, and the constant low voltage and is configured to receive the first low frequency clock signal for pulling down voltage potentials of the second node and the first control signal to the constant low voltage when the voltage potential of the first node is pulled up, and holding the voltage potential of the first node at the constant low voltage by periodically raising the voltage potential of the second node according to the first low frequency clock signal after the voltage potential of the first node being pulled down; and wherein the first pull-down holding unit simultaneously outputs the first control signal. The second pull-down holding unit is electrically connected to the first node, a third node, and the constant low voltage and is configured to receive the second low frequency clock signal for pulling down voltage potentials of the third node and the second control signal to the constant low voltage when the voltage potential of the first node is pulled up, and holding the voltage potential of the first node at the constant low voltage by periodically raising the voltage potential of the third node according to the second low frequency clock signal after the voltage potential of the first node being pulled down; and wherein the second pull-down holding unit (402) simultaneously outputs the second control signal.
- In the LCD panel of the present disclosure, the first pull-down holding unit comprises a second TFT, a third TFT, a fourth TFT, and a fifth TFT. A gate of the second TFT and a source of the second TFT are both connected to the first low frequency clock signal. A drain of the second TFT is connected to the second node. A gate of the third TFT is connected to the first node Q(n), a source of the third TFT is connected to the second node, and a drain of the third TFT is connected to the constant low voltage. A gate of the fourth TFT is connected to the second node, a source of the fourth TFT is connected to the first low frequency clock signal, and a drain of the fourth TFT is connected to the first control signal. A gate of the fifth TFT is connected to the first node Q(n), a source of the fifth TFT is connected to the constant low voltage, and a drain of the fifth TFT is configured to output the first control signal.
- In the LCD panel of the present disclosure, the second pull-down holding unit comprises a sixth TFT, a seventh TFT, an eighth TFT, and a ninth TFT. A gate of the sixth TFT and a source of the sixth TFT are both connected to the second low frequency clock signal, and a drain of the sixth TFT is connected to the third node. A gate of the seventh TFT is connected to the first node Q(n), a source of the seventh TFT is connected to the third node, and a drain of the seventh TFT is connected to the constant low voltage. A gate of the eighth TFT is connected to the third node, a source of the eighth TFT is connected to the second low frequency clock signal, and a drain of the eighth TFT is configured to output the second control signal. A gate of the ninth TFT is connected to the first node Q(n), a source of the ninth TFT is connected to the constant low voltage, and a drain of the ninth TFT is configured to output the second control signal.
- In the LCD panel of the present disclosure, the pull-down holding module further comprises a tenth TFT and an eleventh TFT. A gate of the tenth TFT is connected to the first control signal, a source of the tenth TFT is connected to the first node, and a drain of the tenth TFT is configured to receive the stage signal. A gate of the eleventh TFT is connected to the second control signal, a source of the eleventh TFT is connected to the first node, and a drain of the eleventh TFT is configured to receive the stage signal.
- In the LCD panel of the present disclosure, the blocking unit comprises a twelfth TFT and a thirteenth TFT. A gate of the twelfth TFT is connected to the first control signal, a source of the twelfth TFT is connected to the stage signal, and a drain of the twelfth TFT is connected to the constant low voltage. A gate of the thirteenth TFT is connected to the second control signal, a source of the thirteenth TFT is connected to the stage signal, and a drain of the thirteenth TFT is connected to the constant low voltage.
- In the LCD panel of the present disclosure, each stage of the GOA units further comprises a bootstrap module electrically connected to the first node and the scan signal and configured to raise and hold the raised voltage potential of the first node when the scan signal outputs a high voltage potential.
- In the LCD panel of the present disclosure, the bootstrap module comprises a capacitor, a first electrode plate of the capacitor is electrically connected to the first node and a second electrode plate of the capacitor is electrically connected to the scan signal.
- In the LCD panel of the present disclosure, the pull-up control module further comprises a third start signal, in first to fourth stages of the GOA units, the first start signals and the third start signals are equal to a starting signal, in the nth stage of the GOA units except the first to the fourth stages of the GOA units, the first start signal is equal to a scan signal of a (n−4)th stage of the GOA units and the third start signal is equal to a stage signal of the (n−4)th stage of the GOA units, in a last stage to a fourth-to-last stage of the GOA units, the second start signals are equal to the starting signal, and in the nth stage of the GOA units except the last stage to the fourth-to-last stage of the GOA units, the second start signal is equal to a scan signal of a (n+4)th stage of the GOA unit
- The beneficial effect is: in the GOA circuit and the liquid crystal display panel provided by the present disclosure, the blocking unit is disposed in each stage of the GOA units for blocking the leaking currents of the first node. The blocking unit includes the twelfth TFT and the thirteenth TFT. When the first node is at the high voltage potential and the stage signal is also at the high voltage potential, the first control signal and the second control signal are at the low voltage potential, and both gates of the twelfth TFT and the thirteenth TFT are at the low voltage potential, so that the gate-source voltage differences between the twelfth TFT and the thirteenth TFT are large enough to properly turn off the twelfth TFT and the thirteenth TFT. Thus, leakage of currents of the first node is prevented, allowing the GOA circuit to have higher temperature tolerance so that its reliability is enhanced.
- In order to clarify the technical solutions of embodiments of the present disclosure, drawings required to describe the embodiments are briefly illustrated. Obviously, the mentioned embodiments are only parts of the embodiments instead of all of the embodiments. Other embodiments can be obtained by a skilled person in the art without creative effort fall in the protected scope of the present disclosure.
-
FIG. 1 illustrates a structural diagram of a gate driver on array (GOA) circuit of an embodiment of the present disclosure. -
FIG. 2 illustrates a structural diagram of a first STT circuit of an embodiment of the present disclosure. -
FIG. 3 illustrates a structural diagram of a second STT circuit of an embodiment of the present disclosure. -
FIG. 4 illustrates a time sequence diagram of an embodiment of the present disclosure. -
FIG. 5 illustrates a waveform diagram of a node Q of the GOA circuit of an embodiment of the present disclosure. - The embodiments of the present disclosure are described in detail below, and the examples of the embodiments are illustrated in the drawings. The same or similar reference numbers are used to refer to the same or similar elements or elements having the same or similar functions. The embodiments described below accompanying with the drawings are illustrative and are only used to explain the present disclosure rather than limiting the present disclosure.
- One of the embodiments, as shown in
FIG. 1 , provides a gate driver on array (GOA) circuit including a plurality of cascadedGOA units 1000. Each stage of theGOA units 1000 includes a pull-upcontrol module 100, a pull-upmodule 200, a pull-down module 300, a pull-downholding module 400, and a hand-downmodule 500. Wherein, n is an integer, and in an nth stage of the GOA unit 1000: the pull-upcontrol module 100 is electrically connected to a first node Q(n) and is configured to receive a first start signal CT1 for pulling up a voltage potential of the first node Q(n) under a control of the first start signal CT1. The pull-upmodule 200 is electrically connected to the first node Q(n) and is configured to receive a high frequency clock signal CK(n) for outputting a scan signal G(n) according to the high frequency clock signal CK(n) under a control of the first node Q(n). The pull-down module 300 is electrically connected to the first node Q(n) and is configured to receive a second start signal CT2 and a constant low voltage Vss for pulling down voltage potentials of the first node Q(n) and the scan signal G(n) to the constant low voltage Vss under a control of the second start signal CT2. The pull-downholding module 400 is electrically connected to the first node Q(n) and the constant low voltage Vss and is configured to receive a first low frequency clock signal LC1 and a second low frequency clock signal LC2 for holding the voltage potentials of the first node Q(n) at the constant low voltage Vss and alternately outputting a first control signal K(n) and a second control signal P(n) under alternating actions of the first low frequency clock signal LC1 and the second low frequency clock signal LC2. The hand-downmodule 500 is electrically connected to the first node Q(n) and is configured to receive the high frequency clock signal CK(n) for outputting a stage signal ST(n) according to the high frequency clock signal CK(n) under the control of the first node Q(n). The pull-downholding module 400 further includes ablocking unit 600. The blockingunit 600 is electrically connected to the constant low voltage Vss and the stage signal ST(n) and is configured to receive the first control signal K(n) and the second control signal P(n) for blocking a leaking current of the first node Q(n). - In one of the embodiments, each stage of the
GOA units 1000 further includes abootstrap module 700 electrically connected to the first node Q(n) and the scan signal G(n). The bootstrap module is configured to raise and hold the raised voltage potential of the first node Q(n) when the scan signal G(n) outputs a high voltage potential. - Furthermore, the
bootstrap module 700 includes a capacitor, wherein a first electrode plate of the capacitor is electrically connected to the first node Q(n), and a second electrode plate of the capacitor is electrically connected to the scan signal G(n). - In one of the embodiments, the pull-up
control module 100 further includes a third start signal CT3. In the first to the fourth stages of the GOA units, the first start signals CT1 and the third start signals CT3 are equal to a starting signal STV. In the nth stage of the GOA units except the first to the fourth stages of the GOA units, the first start signal CT1 is equal to a scan signal G(n−4) of an n−4th stage of the GOA units, and the third start signal CT3 is equal to a stage signal ST(n−4) of the n−4th stage of the GOA units. In a last stage to a fourth-to-last stage of the GOA units, the second start signals CT2 are equal to the starting signal STV. In the nth stage of the GOA units except the last stage to the fourth-to-last stage of the GOA units, the second start signal CT2 is equal to a scan signal G(n+4) of an n+4th stage of the GOA unit. - More particularly, as shown in
FIG. 1 , the hand-downmodule 500 includes a first thin film transistor (TFT) T1. A gate of the first TFT T1 is connected to the first node Q(n). A source of the first TFT T1 is connected to the high frequency clock signal CK(n). A drain of the first TFT T1 is configured to output the stage signal ST(n). - More particularly, the pull-down
holding module 400 includes a first pull-downholding unit 401 and a second pull-downholding unit 402. The first pull-downholding unit 401 is electrically connected to the first node Q(n), a second node S(n), and the constant low voltage Vss. The first pull-downholding unit 401 is configured to receive the first low frequency clock signal LC1 for pulling down voltage potentials of the second node S(n) and the first control signal K(n) to the constant low voltage Vss when the voltage potential of the first node Q(n) is pulled up, and holding the voltage potential of the first node Q(n) at the constant low voltage Vss by periodically raising the voltage potential of the second node S(n) according to the first low frequency clock signal LC1 after the voltage potential of the first node Q(n) is pulled down. The first pull-downholding unit 401 simultaneously outputs the first control signal K(n). The second pull-downholding unit 402 is electrically connected to the first node Q(n), a third node T(n), and the constant low voltage Vss. The second pull-downholding unit 402 is configured to receive the second low frequency clock signal LC2 for pulling down voltage potentials of the third node T(n) and the second control signal P(n) to the constant low voltage Vss when the voltage potential of the first node Q(n) is pulled up, and holding the voltage potential of the first node Q(n) at the constant low voltage Vss by periodically raising the voltage potential of the third node T(n) according to the second low frequency clock signal LC2 after the voltage potential of the first node Q(n) is pulled down. The second pull-downholding unit 402 simultaneously outputs the second control signal P(n). - Furthermore, the first pull-down
holding unit 401 includes a second TFT T2, a third TFT T3, a fourth TFT T4, and a fifth TFT T5. A gate of the second TFT T2 and a source of the second TFT T2 are both connected to the first low frequency clock signal LC1. A drain of the second TFT T2 is connected to the second node S(n). A gate of the third TFT T3 is connected to the first node Q(n). A source of the third TFT T3 is connected to the second node S(n). A drain of the third TFT T3 is connected to the constant low voltage Vss. A gate of the fourth TFT T4 is connected to the second node S(n). A source of the fourth TFT T4 is connected to the first low frequency clock signal LC1. A drain of the fourth TFT T4 is configured to output the first control signal K(n). A gate of the fifth TFT T5 is connected to the first node Q(n). A source of the fifth TFT T5 is connected to the constant low voltage Vss. A drain of the fifth TFT T5 is configured to output the first control signal K(n). - Furthermore, the second pull-down
holding unit 402 includes a sixth TFT T6, a seventh TFT T7, an eighth TFT T8, and a ninth TFT T9. A gate of the sixth TFT T6 and a source of the sixth TFT T6 are both connected to the second low frequency clock signal LC2. A drain of the sixth TFT T6 is connected to the third node T(n). A gate of the seventh TFT T7 is connected to the first node Q(n). A source of the seventh TFT T7 is connected to the third node T(n). A drain of the seventh TFT T7 is connected to the constant low voltage Vss. A gate of the eighth TFT T8 is connected to the third node T(n). A source of the eighth TFT T8 is connected to the second low frequency clock signal LC2. A drain of the eighth TFT T8 is configured to output the second control signal P(n). A gate of the ninth TFT T9 is connected to the first node Q(n). A source of the ninth TFT T9 is connected to the constant low voltage Vss. A drain of the ninth TFT T9 is configured to output the second control signal P(n). - More particularly, the pull-down
holding module 400 further includes a tenth TFT T10 and an eleventh TFT T11. A gate of the tenth TFT T10 is connected to the first control signal K(n). A source of the tenth TFT T10 is connected to the first node Q(n). A drain of the tenth TFT T10 is configured to receive the stage signal ST(n). A gate of the eleventh TFT T11 is connected to the second control signal P(n). A source of the eleventh TFT T11 is connected to the first node Q(n). A drain of the eleventh TFT T11 is configured to receive the stage signal ST(n). - More particularly, the blocking
unit 600 includes a twelfth TFT T12 and a thirteenth TFT T13. A gate of the twelfth TFT T12 is connected to the first control signal K(n). A source of the twelfth TFT T12 is connected to the stage signal ST(n). A drain of the twelfth TFT T12 is connected to the constant low voltage Vss. A gate of the thirteenth TFT T13 is connected to the second control signal P(n). A source of the thirteenth TFT T13 is connected to the stage signal ST(n). A drain of the thirteenth TFT T1 is connected to the constant low voltage Vss. - More particularly, the first TFT T1, the twelfth TFT T12, and the tenth TFT T10 form a series of thin-film transistor (STT) structure, as shown in
FIG. 2 , when the first low frequency clock signal LC1 operates. The first TFT T1, the thirteenth TFT T13, and the eleventh TFT T11 form the STT structure, as shown inFIG. 3 , when the second low frequency clock signal LC2 operates. - It should be noted that the STT structure refer to a structure consisting of a series of TFTs.
- More particularly, please refer to
FIG. 4 which illustrates signal time sequences andFIG. 2 , when the first node Q(n) and the high frequency clock signal CK(n) are at the high voltage potential, the stage signal ST(n) is also at the high voltage potential. In the first pull-downholding unit 401, when the first node Q(n) is at the high voltage potential, the third TFT T3 and the fifth TFT T5 are turned on, the constant low voltage Vss is output from the first pull-downholding unit 401 for making the outputted first control signal K(n) be at the low voltage potential. In the meantime, a voltage difference Vgs between the gate and the source of the twelfth TFT T12 is extremely low (because Vgs is equal to the voltage of the first control signal K(n) minus the voltage of the stage signal ST(n)), so that the twelfth TFT T12 is properly turned off. As a result, leakage of current at the first node Q(n) is prevented and the voltage potential of the first node Q(n) can be properly held. - Furthermore, please refer to
FIG. 4 andFIG. 3 , when the first node Q(n) and the high frequency clock signal CK(n) are at the high voltage potential, the stage signal ST(n) is also at the high voltage potential. In the second pull-downholding unit 402, when the first node Q(n) is at the high voltage potential, the seventh TFT T7 and the ninth TFT T9 are turned on, the constant low voltage Vss is output from the second pull-downholding unit 402 for making the outputted second control signal P(n) be at the low voltage potential. In the meantime, the voltage difference Vgs between the gate and the source of the thirteenth TFT T13 is extremely low (because Vgs is equal to the voltage potential of the second control signal P(n) minus the voltage potential of the stage signal ST(n)). The thirteenth TFT T13 is properly turned off, so that the leakage of current at the first node Q(n) is prevented and the voltage potential of the first node Q(n) is properly held. - More particularly,
FIG. 5 is a simulation waveform diagram at the node Q output of the GOA circuit of the present disclosure. It is obvious that the performance of a waveform S1 at the node Q of the GOA circuit of the present disclosure is better than the performance of a waveform S2 at the node Q of the existing GOA circuit. - One of the embodiments further provides a liquid crystal display panel comprising a gate driver on array (GOA) circuit. The GOA circuit includes a plurality of cascaded GOA units. Each stage of the GOA units includes a pull-up control module, a pull-up module, a pull-down module, a pull-down holding module, and a hand-down module. Wherein, n is an integer, and in an nth stage of the GOA unit: the pull-up control module is electrically connected to a first node and is configured to receive a first start signal for pulling up a voltage potential of the first node under a control of the first start signal. The pull-up module is electrically connected to the first node and is configured to receive a high frequency clock signal for outputting a scan signal according to the high frequency clock signal under a control of the first node. The pull-down module is electrically connected to the first node and is configured to receive a second start signal and a constant low voltage for pulling down voltage potentials of the first node and the scan signal to the constant low voltage under a control of the second start signal. The pull-down holding module is electrically connected to the first node and the constant low voltage and is configured to receive a first low frequency clock signal and a second low frequency clock signal for holding the voltage potentials of the first node at the constant low voltage and alternately outputting a first control signal and a second control signal under alternating actions of the first low frequency clock signal and the second low frequency clock signal. The hand-down module is electrically connected to the first node and is configured to receive the high frequency clock signal for outputting a stage signal according to the high frequency clock signal under the control of the first node. The pull-down holding module further includes a blocking unit, and the blocking unit is electrically connected to the constant low voltage and the stage signal and is configured to receive the first control signal and the second control signal for blocking a leaking current of the first node.
- More particularly, the hand-down module includes a first thin film transistor (TFT), a gate of the first TFT is connected to the first node, a source of the first TFT is connected to the high frequency clock signal, and a drain of the first TFT is configured to output the stage signal.
- More particularly, the pull-down holding module comprises a first pull-down holding unit and a second pull-down holding unit. The first pull-down holding unit is electrically connected to the first node, a second node, and the constant low voltage, and is configured to receive the first low frequency clock signal for pulling down voltage potentials of the second node and the first control signal to the constant low voltage when the voltage potential of the first node is pulled up, and holding the voltage potential of the first node at the constant low voltage by periodically raising the voltage potential of the second node according to the first low frequency clock signal after the voltage potential of the first node is pulled down; and wherein the first pull-down holding unit simultaneously outputs the first control signal. The second pull-down holding unit is electrically connected to the first node, a third node, and the constant low voltage, and is configured to receive the second low frequency clock signal for pulling down voltage potentials of the third node and the second control signal to the constant low voltage when the voltage potential of the first node is pulled up, and holding the voltage potential of the first node at the constant low voltage by periodically raising the voltage potential of the third node according to the second low frequency clock signal after the voltage potential of the first node is pulled down; and wherein the second pull-down holding unit simultaneously outputs the second control signal.
- Furthermore, the first pull-down holding unit comprises a second TFT, a third TFT, a fourth TFT, and a fifth TFT. A gate of the second TFT and a source of the second TFT are both connected to the first low frequency clock signal. A drain of the second TFT is connected to the second node. A gate of the third TFT is connected to the first node, a source of the third TFT is connected to the second node, and a drain of the third TFT is connected to the constant low voltage. A gate of the fourth TFT is connected to the second node, a source of the fourth TFT is connected to the first low frequency clock signal, and a drain of the fourth TFT is connected to the first control signal. A gate of the fifth TFT is connected to the first node, a source of the fifth TFT is connected to the constant low voltage, and a drain of the fifth TFT is configured to output the first control signal.
- Furthermore, the second pull-down holding unit comprises a sixth TFT, a seventh TFT, an eighth TFT, and a ninth TFT. A gate of the sixth TFT and a source of the sixth TFT are both connected to the second low frequency clock signal, and a drain of the sixth TFT is connected to the third node. A gate of the seventh TFT is connected to the first node, a source of the seventh TFT is connected to the third node, and a drain of the seventh TFT is connected to the constant low voltage. A gate of the eighth TFT is connected to the third node, a source of the eighth TFT is connected to the second low frequency clock signal, and a drain of the eighth TFT is configured to output the second control signal. A gate of the ninth TFT is connected to the first node, a source of the ninth TFT is connected to the constant low voltage, and a drain of the ninth TFT is configured to output the second control signal.
- Furthermore, the pull-down holding module further comprises a tenth TFT and an eleventh TFT. A gate of the tenth TFT is connected to the first control signal, a source of the tenth TFT is connected to the first node, and a drain of the tenth TFT is configured to receive the stage signal. A gate of the eleventh TFT is connected to the second control signal, a source of the eleventh TFT is connected to the first node, and a drain of the eleventh TFT is configured to receive the stage signal.
- More particularly, the blocking unit comprises a twelfth TFT and a thirteenth TFT. A gate of the twelfth TFT is connected to the first control signal, a source of the twelfth TFT is connected to the stage signal, and a drain of the twelfth TFT is connected to the constant low voltage. A gate of the thirteenth TFT is connected to the second control signal, a source of the thirteenth TFT is connected to the stage signal, and a drain of the thirteenth TFT is connected to the constant low voltage.
- More particularly, each stage of the GOA units further comprises a bootstrap module electrically connected to the first node and the scan signal and configured to raise and hold the raised voltage potential of the first node when the scan signal outputs a high voltage potential.
- Furthermore, the bootstrap module comprises a capacitor, a first electrode plate of the capacitor is electrically connected to the first node and a second electrode plate of the capacitor is electrically connected to the scan signal.
- More particularly, the pull-up control module further comprises a third start signal, in first to fourth stages of the GOA units, the first start signals and the third start signals are equal to a starting signal, in the nth stage of the GOA units except the first to the fourth stages of the GOA units, the first start signal is equal to a scan signal of an n−4th stage of the GOA units and the third start signal is equal to a stage signal of the n−4th stage of the GOA units, in a last stage to a fourth-to-last stage of the GOA units, the second start signals are equal to the starting signal, and in the nth stage of the GOA units except the last stage to the fourth-to-last stage of the GOA units, the second start signal is equal to a scan signal of an n+4th stage of the GOA unit.
- From the embodiments above:
- In the GOA circuit and the liquid crystal display panel provided by the present disclosure, the blocking unit is disposed in each stages of the GOA units for blocking the leaking currents of the first node. The blocking unit includes the twelfth TFT and the thirteenth TFT. When the first node is at the high voltage potential and the stage signal is also at the high voltage potential, the first control signal and the second control signal are at the low voltage potential, and both gates of the twelfth TFT and the thirteenth TFT are at the low voltage potential, so that the gate-source voltage differences between the twelfth TFT and the thirteenth TFT are large enough to properly turn off the twelfth TFT and the thirteenth TFT. Thus, leakage of current at the first node is prevented, allowing the GOA circuit to have higher temperature tolerance so that its reliability is enhanced.
- To conclude, although the present disclosure has been disclosed by above-mentioned preferred embodiments, the above-mentioned preferred embodiments are not limitations to the present disclosure. Variations and modifications can be obtained by a person skilled in the art without departing from the aspect and scope of the present disclosure. Therefore, the protected scope of the present disclosure is subject to the defined scope of claims.
Claims (20)
1. A gate driver on array, GOA, circuit, comprising a plurality of cascaded GOA units (1000), wherein each stage of the GOA units (1000) comprises a pull-up control module (100), a pull-up module (200), a pull-down module (300), a pull-down holding module (400), and a hand-down module (500), wherein n is an integer, and wherein in an nth stage of the GOA unit (1000),
the pull-up control module (100) is electrically connected to a first node (Q(n)) and is configured to receive a first start signal (CT1) for pulling up a voltage potential of the first node (Q(n)) under a control of the first start signal (CT1);
the pull-up module (200) is electrically connected to the first node (Q(n)) and is configured to receive a high frequency clock signal (CK(n)) for outputting a scan signal (G(n)) according to the high frequency clock signal (CK(n)) under a control of the first node (Q(n));
the pull-down module (300) is electrically connected to the first node (Q(n)), and is configured to receive a second start signal (CT2) and a constant low voltage (Vss) for pulling down voltage potentials of the first node (Q(n)) and the scan signal (G(n)) to the constant low voltage (Vss) under a control of the second start signal (CT2);
the pull-down holding module (400) is electrically connected to the first node (Q(n)) and the constant low voltage (Vss), and is configured to receive a first low frequency clock signal (LC1) and a second low frequency clock signal (LC2) for holding the voltage potentials of the first node (Q(n)) at the constant low voltage (Vss) and alternately outputting a first control signal (K(n)) and a second control signal (P(n)) under alternating actions of the first low frequency clock signal (LC1) and the second low frequency clock signal (LC2); and
the hand-down module (500) is electrically connected to the first node (Q(n)), and is configured to receive the high frequency clock signal (CK(n)) for outputting a stage signal (ST(n)) according to the high frequency clock signal (CK(n)) under the control of the first node (Q(n));
wherein the pull-down holding module (400) further comprises a blocking unit (600), and the blocking unit (600) is electrically connected to the constant low voltage (Vss) and the stage signal (ST(n)), and is configured to receive the first control signal (K(n)) and the second control signal (P(n)) for blocking a leaking current of the first node (Q(n)).
2. The GOA circuit according to claim 1 , wherein the hand-down module (500) comprises a first thin film transistor, TFT, (T1), a gate of the first TFT (T1) is connected to the first node (Q(n)), a source of the first TFT (T1) is connected to the high frequency clock signal (CK(n)), and a drain of the first TFT (T1) is configured to output the stage signal (ST(n)).
3. The GOA circuit according to claim 1 , wherein the pull-down holding module (400) comprises a first pull-down holding unit (401) and a second pull-down holding unit (402);
wherein the first pull-down holding unit (401) is electrically connected to the first node (Q(n)), a second node (S(n)), and the constant low voltage (Vss), and is configured to receive the first low frequency clock signal (LC1) for pulling down voltage potentials of the second node (S(n)) and the first control signal (K(n)) to the constant low voltage (Vss) when the voltage potential of the first node (Q(n)) is pulled up, and holding the voltage potential of the first node (Q(n)) at the constant low voltage (Vss) by periodically raising the voltage potential of the second node (S(n)) according to the first low frequency clock signal (LC1) after the voltage potential of the first node (Q(n)) is pulled down, wherein the first pull-down holding unit (401) simultaneously outputs the first control signal (K(n)); and
wherein the second pull-down holding unit (402) is electrically connected to the first node (Q(n)), a third node (T(n)), and the constant low voltage (Vss), and is configured to receive the second low frequency clock signal (LC2) for pulling down voltage potentials of the third node (T(n)) and the second control signal (P(n)) to the constant low voltage (Vss) when the voltage potential of the first node (Q(n)) is pulled up, and holding the voltage potential of the first node (Q(n)) at the constant low voltage (Vss) by periodically raising the voltage potential of the third node (T(n)) according to the second low frequency clock signal (LC2) after the voltage potential of the first node (Q(n)) is pulled down, wherein the second pull-down holding unit (402) simultaneously outputs the second control signal (P(n)).
4. The GOA circuit according to claim 3 , wherein the first pull-down holding unit (401) comprises a second TFT (T2), a third TFT (T3), a fourth TFT (T4), and a fifth TFT (T5);
a gate of the second TFT (T2) and a source of the second TFT (T2) are both connected to the first low frequency clock signal (LC1), and a drain of the second TFT (T2) is connected to the second node (S(n));
a gate of the third TFT (T3) is connected to the first node (Q(n)), a source of the third TFT (T3) is connected to the second node (S(n)), and a drain of the third TFT (T3) is connected to the constant low voltage (Vss);
a gate of the fourth TFT (T4) is connected to the second node (S(n)), a source of the fourth TFT (T4) is connected to the first low frequency clock signal (LC1), and a drain of the fourth TFT (T4) is configured to output the first control signal (K(n)); and
a gate of the fifth TFT (T5) is connected to the first node (Q(n)), a source of the fifth TFT (T5) is connected to the constant low voltage (Vss), and a drain of the fifth TFT (T5) is configured to output the first control signal (K(n)).
5. The GOA circuit according to claim 3 , wherein the second pull-down holding unit (402) comprises a sixth TFT (T6), a seventh TFT (T7), an eighth TFT (T8), and a ninth TFT (T9);
a gate of the sixth TFT (T6) and a source of the sixth TFT (T6) are both connected to the second low frequency clock signal (LC2), and a drain of the sixth TFT (T6) is connected to the third node (T(n));
a gate of the seventh TFT (T7) is connected to the first node (Q(n)), a source of the seventh TFT (T7) is connected to the third node (T(n)), and a drain of the seventh TFT (T7) is connected to the constant low voltage (Vss);
a gate of the eighth TFT (T8) is connected to the third node (T(n)), a source of the eighth TFT (T8) is connected to the second low frequency clock signal (LC2), and a drain of the eighth TFT (T8) is configured to output the second control signal (P(n)); and
a gate of the ninth TFT (T9) is connected to the first node (Q(n)), a source of the ninth TFT (T9) is connected to the constant low voltage (Vss), and a drain of the ninth TFT (T9) is configured to output the second control signal (P(n)).
6. The GOA circuit according to claim 1 , wherein the pull-down holding module (400) further comprises a tenth TFT (T10) and an eleventh TFT (T11);
wherein a gate of the tenth TFT (T10) is connected to the first control signal (K(n)), a source of the tenth TFT (T10) is connected to the first node (Q(n)), and a drain of the tenth TFT (T10) is configured to receive the stage signal (ST(n)); and
wherein a gate of the eleventh TFT (T11) is connected to the second control signal (P(n)), a source of the eleventh TFT (T11) is connected to the first node (Q(n)), and a drain of the eleventh TFT (T11) is configured to receive the stage signal (ST(n)).
7. The GOA circuit according to claim 1 , wherein the blocking unit (600) comprises a twelfth TFT (T12) and a thirteenth TFT (T13);
a gate of the twelfth TFT (T12) is connected to the first control signal (K(n)), a source of the twelfth TFT (T12) is connected to the stage signal (ST(n)), and a drain of the twelfth TFT (T12) is connected to the constant low voltage (Vss); and
a gate of the thirteenth TFT (T13) is connected to the second control signal (P(n)), a source of the thirteenth TFT (T13) is connected to the stage signal (ST(n)), and a drain of the thirteenth TFT (T13) is connected to the constant low voltage (Vss).
8. The GOA circuit according to claim 1 , wherein each stage of the GOA units (1000) further comprises a bootstrap module (700) electrically connected to the first node (Q(n)) and the scan signal (G(n)) and configured to raise and hold the raised voltage potential of the first node (Q(n)) when the scan signal (G(n)) outputs a high voltage potential.
9. The GOA circuit according to claim 8 , wherein the bootstrap module (700) comprises a capacitor, a first electrode plate of the capacitor is electrically connected to the first node (Q(n)), and a second electrode plate of the capacitor is electrically connected to the scan signal (G(n)).
10. The GOA circuit according to claim 1 , wherein the pull-up control module (100) further comprises a third start signal (CT3), in first to fourth stages of the GOA units, the first start signal (CT1) and the third start signal (CT3) are equal to a starting signal (STV), in the nth stage of the GOA units except the first to the fourth stages of the GOA units, the first start signal (CT1) is equal to a scan signal (G(n−4)) of an (n−4)th stage of the GOA units and the third start signal (CT3) is equal to a stage signal (ST(n−4)) of the (n−4)th stage of the GOA units, in a last stage to a fourth-to-last stage of the GOA units, the second start signal (CT2) is equal to the starting signal (STV), and in the nth stage of the GOA units except the last stage to the fourth-to-last stage of the GOA units, the second start signal (CT2) is equal to a scan signal (G(n+4)) of an (n+4)th stage of the GOA units.
11. A liquid crystal display panel, comprising a gate driver on array, GOA, circuit, wherein the GOA circuit comprises a plurality of cascaded GOA units (1000), and each stage of the GOA units (1000) comprises a pull-up control module (100), a pull-up module (200), a pull-down module (300), a pull-down holding module (400), and a hand-down module (500), wherein n is an integer, and wherein in an nth stage of the GOA unit (1000):
the pull-up control module (100) is electrically connected to a first node (Q(n)) and is configured to receive a first start signal (CT1) for pulling up a voltage potential of the first node (Q(n)) under a control of the first start signal (CT1);
the pull-up module (200) is electrically connected to the first node (Q(n)) and is configured to receive a high frequency clock signal (CK(n)) for outputting a scan signal (G(n)) according to the high frequency clock signal (CK(n)) under a control of the first node (Q(n));
the pull-down module (300) is electrically connected to the first node (Q(n)), and is configured to receive a second start signal (CT2) and a constant low voltage (Vss) for pulling down voltage potentials of the first node (Q(n)) and the scan signal (G(n)) to the constant low voltage (Vss) under a control of the second start signal (CT2);
the pull-down holding module (400) is electrically connected to the first node (Q(n)) and the constant low voltage (Vss), and is configured to receive a first low frequency clock signal (LC1) and a second low frequency clock signal (LC2) for holding the voltage potentials of the first node (Q(n)) at the constant low voltage (Vss) and alternately outputting a first control signal (K(n)) and a second control signal (P(n)) under alternating actions of the first low frequency clock signal (LC1) and the second low frequency clock signal (LC2); and
the hand-down module (500) is electrically connected to the first node (Q(n)), and is configured to receive the high frequency clock signal (CK(n)) for outputting a stage signal (ST(n)) according to the high frequency clock signal (CK(n)) under the control of the first node (Q(n));
wherein the pull-down holding module (400) further comprises a blocking unit (600), and the blocking unit (600) is electrically connected to the constant low voltage (Vss) and the stage signal (ST(n)), and is configured to receive the first control signal (K(n)) and the second control signal (P(n)) for blocking a leaking current of the first node (Q(n)).
12. The liquid crystal display panel according to claim 11 , wherein the hand-down module (500) comprises a first thin film transistor (TFT), (T1), a gate of the first TFT (T1) is connected to the first node (Q(n)), a source of the first TFT (T1) is connected to the high frequency clock signal (CK(n)), and a drain of the first TFT (T1) is configured to output the stage signal (ST(n)).
13. The liquid crystal display panel according to claim 11 , wherein the pull-down holding module (400) comprises a first pull-down holding unit (401) and a second pull-down holding unit (402);
wherein the first pull-down holding unit (401) is electrically connected to the first node (Q(n)), a second node (S(n)), and the constant low voltage (Vss), and is configured to receive the first low frequency clock signal (LC1) for pulling down voltage potentials of the second node (S(n)) and the first control signal (K(n)) to the constant low voltage (Vss) when the voltage potential of the first node (Q(n)) is pulled up, and holding the voltage potential of the first node (Q(n)) at the constant low voltage (Vss) by periodically raising the voltage potential of the second node (S(n)) according to the first low frequency clock signal (LC1) after the voltage potential of the first node (Q(n)) is pulled down, wherein the first pull-down holding unit (401) simultaneously outputs the first control signal (K(n)); and
wherein the second pull-down holding unit (402) is electrically connected to the first node (Q(n)), a third node (T(n)), and the constant low voltage (Vss), and is configured to receive the second low frequency clock signal (LC2) for pulling down voltage potentials of the third node (T(n)) and the second control signal (P(n)) to the constant low voltage (Vss) when the voltage potential of the first node (Q(n)) is pulled up, and holding the voltage potential of the first node (Q(n)) at the constant low voltage (Vss) by periodically raising the voltage potential of the third node (T(n)) according to the second low frequency clock signal (LC2) after the voltage potential of the first node (Q(n)) is pulled down, wherein the second pull-down holding unit (402) simultaneously outputs the second control signal (P(n)).
14. The liquid crystal display panel according to claim 13 , wherein the first pull-down holding unit (401) comprises a second TFT (T2), a third TFT (T3), a fourth TFT (T4), and a fifth TFT (T5);
wherein a gate of the second TFT (T2) and a source of the second TFT (T2) are both connected to the first low frequency clock signal (LC1), and a drain of the second TFT (T2) is connected to the second node (S(n));
a gate of the third TFT (T3) is connected to the first node (Q(n)), a source of the third TFT (T3) is connected to the second node (S(n)), and a drain of the third TFT (T3) is connected to the constant low voltage (Vss);
a gate of the fourth TFT (T4) is connected to the second node (S(n)), a source of the fourth TFT (T4) is connected to the first low frequency clock signal (LC1), and a drain of the fourth TFT (T4) is connected to the first control signal (K(n)); and
a gate of the fifth TFT (T5) is connected to the first node (Q(n)), a source of the fifth TFT (T5) is connected to the constant low voltage (Vss), and a drain of the fifth TFT (T5) is configured to output the first control signal (K(n)).
15. The liquid crystal display panel according to claim 13 , wherein the second pull-down holding unit (402) comprises a sixth TFT (T6), a seventh TFT (T7), an eighth TFT (T8), and a ninth TFT (T9);
wherein a gate of the sixth TFT (T6) and a source of the sixth TFT (T6) are both connected to the second low frequency clock signal (LC2), and a drain of the sixth TFT (T6) is connected to the third node (T(n));
a gate of the seventh TFT (T7) is connected to the first node (Q(n)), a source of the seventh TFT (T7) is connected to the third node (T(n)), and a drain of the seventh TFT (T7) is connected to the constant low voltage (Vss);
a gate of the eighth TFT (T8) is connected to the third node (T(n)), a source of the eighth TFT (T8) is connected to the second low frequency clock signal (LC2), and a drain of the eighth TFT (T8) is configured to output the second control signal (P(n)); and
a gate of the ninth TFT (T9) is connected to the first node (Q(n)), a source of the ninth TFT (T9) is connected to the constant low voltage (Vss), and a drain of the ninth TFT (T9) is configured to output the second control signal (P(n)).
16. The liquid crystal display panel according to claim 11 , wherein the pull-down holding module (400) further comprises a tenth TFT (T10) and an eleventh TFT (T11);
wherein a gate of the tenth TFT (T10) is connected to the first control signal (K(n)), a source of the tenth TFT (T10) is connected to the first node (Q(n)), and a drain of the tenth TFT (T10) is configured to receive the stage signal (ST(n)); and
a gate of the eleventh TFT (T11) is connected to the second control signal (P(n)), a source of the eleventh TFT (T11) is connected to the first node (Q(n)), and a drain of the eleventh TFT (T11) is configured to receive the stage signal (ST(n)).
17. The liquid crystal display panel according to claim 11 , wherein the blocking unit (600) comprises a twelfth TFT (T12) and a thirteenth TFT (T13);
a gate of the twelfth TFT (T12) is connected to the first control signal (K(n)), a source of the twelfth TFT (T12) is connected to the stage signal (ST(n)), and a drain of the twelfth TFT (T12) is connected to the constant low voltage (Vss); and
a gate of the thirteenth TFT (T13) is connected to the second control signal (P(n)), a source of the thirteenth TFT (T13) is connected to the stage signal (ST(n)), and a drain of the thirteenth TFT (T13) is connected to the constant low voltage (Vss).
18. The liquid crystal display panel according to claim 11 , wherein each stage of the GOA units (1000) further comprises a bootstrap module (700) electrically connected to the first node (Q(n)) and the scan signal (G(n)) and configured to raise and hold the raised voltage potential of the first node (Q(n)) when the scan signal (G(n)) outputs a high voltage potential.
19. The liquid crystal display panel according to claim 18 , wherein the bootstrap module (700) comprises a capacitor, a first electrode plate of the capacitor is electrically connected to the first node (Q(n)), and a second electrode plate of the capacitor is electrically connected to the scan signal (G(n)).
20. The liquid crystal display panel according to claim 11 , wherein the pull-up control module (100) further comprises a third start signal (CT3), in first to fourth stages of the GOA units, the first start signal (CT1) and the third start signal (CT3) are equal to a starting signal (STV), in the nth stage of the GOA units except the first to the fourth stages of the GOA units, the first start signal (CT1) is equal to a scan signal (G(n−4)) of an (n−4)th stage of the GOA units and the third start signal (CT3) is equal to a stage signal (ST(n−4)) of the (n−4)th stage of the GOA units, in a last stage to a fourth-to-last stage of the GOA units, the second start signal (CT2) is equal to the starting signal (STV), and in the nth stage of the GOA units except the last stage to the fourth-to-last stage of the GOA units, the second start signal (CT2) is equal to a scan signal (G(n+4)) of an (n+4)th stage of the GOA units.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201911174730.2 | 2019-11-26 | ||
CN201911174730.2A CN110890077A (en) | 2019-11-26 | 2019-11-26 | GOA circuit and liquid crystal display panel |
PCT/CN2019/124989 WO2021103164A1 (en) | 2019-11-26 | 2019-12-13 | Goa circuit and liquid crystal display panel |
Publications (2)
Publication Number | Publication Date |
---|---|
US11158274B1 US11158274B1 (en) | 2021-10-26 |
US20210335303A1 true US20210335303A1 (en) | 2021-10-28 |
Family
ID=69748771
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/625,259 Active 2040-07-02 US11158274B1 (en) | 2019-11-26 | 2019-12-13 | GOA circuit and liquid crystal display panel |
Country Status (3)
Country | Link |
---|---|
US (1) | US11158274B1 (en) |
CN (1) | CN110890077A (en) |
WO (1) | WO2021103164A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11380277B2 (en) * | 2019-12-24 | 2022-07-05 | Shenzhen China Star Optoelectronics Semiconductor Display Technology Co., Ltd | GOA circuit and display panel |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111292672B (en) | 2020-03-31 | 2023-11-28 | Tcl华星光电技术有限公司 | GOA circuit and display panel |
CN113077741B (en) * | 2021-03-16 | 2022-05-17 | 武汉华星光电技术有限公司 | GOA circuit and display panel |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104835476B (en) * | 2015-06-08 | 2017-09-15 | 京东方科技集团股份有限公司 | Shift register cell, gate driving circuit and its driving method, array base palte |
CN105206237B (en) * | 2015-10-10 | 2018-04-27 | 武汉华星光电技术有限公司 | GOA circuits applied to In Cell type touch-control display panels |
CN105632441B (en) * | 2016-02-26 | 2018-03-27 | 深圳市华星光电技术有限公司 | Gate driving circuit |
CN105741802B (en) * | 2016-03-28 | 2018-01-30 | 京东方科技集团股份有限公司 | Shift register cell and its driving method, gate driving circuit, display device |
KR102514723B1 (en) * | 2016-06-14 | 2023-03-29 | 엘지디스플레이 주식회사 | Display Device |
CN106128409B (en) * | 2016-09-21 | 2018-11-27 | 深圳市华星光电技术有限公司 | Scan drive circuit and display device |
CN106951123B (en) * | 2017-03-21 | 2019-08-20 | 京东方科技集团股份有限公司 | Touch-control driving unit and its driving method, touch drive circuit, display device |
CN107146589A (en) | 2017-07-04 | 2017-09-08 | 深圳市华星光电技术有限公司 | GOA circuits and liquid crystal display device |
US10475407B2 (en) * | 2017-08-29 | 2019-11-12 | Shenzhen China Star Optoelectronics Semiconductor Display Technology Co., Ltd | GOA circuit and display device |
CN107633833A (en) * | 2017-10-31 | 2018-01-26 | 京东方科技集团股份有限公司 | Shift register cell and its driving method, gate driving circuit, display device |
US10490151B2 (en) * | 2017-10-31 | 2019-11-26 | Wuhan China Star Optotelectronics Technology Co., Ltd. | Gate driving circuit |
US10431178B2 (en) * | 2017-10-31 | 2019-10-01 | Wuhan China Star Optoelectronics Technology Co., Ltd. | GOA driving circuit |
CN108694903B (en) * | 2018-05-28 | 2020-04-07 | 武汉华星光电技术有限公司 | Array substrate row driving circuit |
CN108766380B (en) * | 2018-05-30 | 2020-05-29 | 武汉华星光电技术有限公司 | GOA circuit |
CN109345998B (en) * | 2018-12-20 | 2021-09-03 | Tcl华星光电技术有限公司 | GOA circuit and display panel |
CN109979398B (en) * | 2019-05-07 | 2020-08-04 | 深圳市华星光电半导体显示技术有限公司 | GOA circuit, display panel and display device |
CN110097861A (en) * | 2019-05-20 | 2019-08-06 | 深圳市华星光电半导体显示技术有限公司 | The gate driving circuit and its display of leakage current can be reduced |
US10984696B1 (en) * | 2019-12-19 | 2021-04-20 | Shenzhen China Star Optoelectronics Semiconductor Display Technology Co., Ltd. | Gate on array circuit and display panel |
-
2019
- 2019-11-26 CN CN201911174730.2A patent/CN110890077A/en active Pending
- 2019-12-13 US US16/625,259 patent/US11158274B1/en active Active
- 2019-12-13 WO PCT/CN2019/124989 patent/WO2021103164A1/en active Application Filing
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11380277B2 (en) * | 2019-12-24 | 2022-07-05 | Shenzhen China Star Optoelectronics Semiconductor Display Technology Co., Ltd | GOA circuit and display panel |
Also Published As
Publication number | Publication date |
---|---|
US11158274B1 (en) | 2021-10-26 |
WO2021103164A1 (en) | 2021-06-03 |
CN110890077A (en) | 2020-03-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10204583B2 (en) | Gate driver on array driving circuit and LCD device | |
US10497454B2 (en) | Shift register, operation method thereof, gate driving circuit and display device | |
US10629151B2 (en) | Shift register unit, gate driving circuit, display and gate driving method | |
US10043473B2 (en) | GOA circuit | |
US9984642B2 (en) | Shift register, driving method thereof, gate driver circuit and display device | |
US9632611B1 (en) | GOA circuit for in-cell type touch display panel | |
US9721674B2 (en) | GOA unit and method for driving the same, GOA circuit and display device | |
CN108564930B (en) | Shift register and driving method thereof, grid driving circuit and display device | |
US10796656B1 (en) | GOA circuit | |
US10043477B2 (en) | GOA circuit | |
US9293093B2 (en) | Gate driver in which each stage thereof drives multiple gate lines and display apparatus having the same | |
US20200020291A1 (en) | Shift Register Circuit, Method for Driving the Same, Gate Drive Circuit, and Display Panel | |
US10049636B2 (en) | Gate drive circuit and liquid crystal display device | |
US9767916B2 (en) | Shift register and display apparatus | |
US9495929B2 (en) | Shift register, driver circuit and display device | |
US11158274B1 (en) | GOA circuit and liquid crystal display panel | |
US11074987B2 (en) | Shift register, method for driving the same, gate drive circuitry and display apparatus | |
US10510314B2 (en) | GOA circuit having negative gate-source voltage difference of TFT of pull down module | |
US10896654B2 (en) | GOA circuit and liquid crystal display device | |
US10170067B2 (en) | GOA electric circuit based on LTPS semiconductor thin-film transistors | |
CN110689858B (en) | Shifting register, driving method thereof and grid driving circuit | |
US7986761B2 (en) | Shift register and liquid crystal display device using same | |
US10692454B2 (en) | Gate driver on array having a circuit start signal applied to a pull-down maintenance module | |
US20190096348A1 (en) | Gate Driver on Array Circuit and Liquid Crystal Display with the Same | |
US20220246106A1 (en) | Single-stage gate driving circuit with multiple outputs and gate driving device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SHENZHEN CHINA STAR OPTOELECTRONICS SEMICONDUCTOR DISPLAY TECHNOLOGY CO. LTD., CHINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:XI, SUPING;REEL/FRAME:051345/0980 Effective date: 20191102 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |