US20200258780A1 - Transfer arm for film frame substrate handling during plasma singulation of wafers - Google Patents
Transfer arm for film frame substrate handling during plasma singulation of wafers Download PDFInfo
- Publication number
- US20200258780A1 US20200258780A1 US16/863,950 US202016863950A US2020258780A1 US 20200258780 A1 US20200258780 A1 US 20200258780A1 US 202016863950 A US202016863950 A US 202016863950A US 2020258780 A1 US2020258780 A1 US 2020258780A1
- Authority
- US
- United States
- Prior art keywords
- transfer arm
- transfer
- chamber
- plasma
- plasma etch
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 161
- 238000012546 transfer Methods 0.000 title claims abstract description 141
- 235000012431 wafers Nutrition 0.000 title abstract description 163
- 238000000034 method Methods 0.000 claims abstract description 131
- 230000008569 process Effects 0.000 claims abstract description 95
- 239000004065 semiconductor Substances 0.000 claims abstract description 86
- NJPPVKZQTLUDBO-UHFFFAOYSA-N novaluron Chemical compound C1=C(Cl)C(OC(F)(F)C(OC(F)(F)F)F)=CC=C1NC(=O)NC(=O)C1=C(F)C=CC=C1F NJPPVKZQTLUDBO-UHFFFAOYSA-N 0.000 claims abstract description 31
- 238000001816 cooling Methods 0.000 claims description 48
- 239000012809 cooling fluid Substances 0.000 claims description 10
- 239000000112 cooling gas Substances 0.000 claims description 8
- 210000002381 plasma Anatomy 0.000 description 65
- 239000010410 layer Substances 0.000 description 40
- 238000012545 processing Methods 0.000 description 36
- 239000000463 material Substances 0.000 description 27
- 229910052710 silicon Inorganic materials 0.000 description 21
- 239000010703 silicon Substances 0.000 description 21
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 18
- 239000002609 medium Substances 0.000 description 15
- 238000001020 plasma etching Methods 0.000 description 14
- 239000013529 heat transfer fluid Substances 0.000 description 13
- 238000003860 storage Methods 0.000 description 12
- 230000006378 damage Effects 0.000 description 11
- 238000005530 etching Methods 0.000 description 11
- 230000015654 memory Effects 0.000 description 11
- 238000000608 laser ablation Methods 0.000 description 9
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 8
- 239000003989 dielectric material Substances 0.000 description 8
- 230000032798 delamination Effects 0.000 description 7
- 229910052751 metal Inorganic materials 0.000 description 7
- 239000002184 metal Substances 0.000 description 7
- 238000000059 patterning Methods 0.000 description 7
- 229910021419 crystalline silicon Inorganic materials 0.000 description 6
- 238000000151 deposition Methods 0.000 description 6
- 239000012530 fluid Substances 0.000 description 6
- 238000004519 manufacturing process Methods 0.000 description 6
- 238000002679 ablation Methods 0.000 description 5
- 230000008901 benefit Effects 0.000 description 5
- 230000008021 deposition Effects 0.000 description 5
- 239000007789 gas Substances 0.000 description 5
- 239000007788 liquid Substances 0.000 description 5
- 230000003287 optical effect Effects 0.000 description 5
- 238000005336 cracking Methods 0.000 description 4
- 230000017525 heat dissipation Effects 0.000 description 4
- 239000012212 insulator Substances 0.000 description 4
- 150000002500 ions Chemical class 0.000 description 4
- 230000009467 reduction Effects 0.000 description 4
- 235000012239 silicon dioxide Nutrition 0.000 description 4
- 239000000377 silicon dioxide Substances 0.000 description 4
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Chemical compound O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 4
- 229910052782 aluminium Inorganic materials 0.000 description 3
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 3
- 239000000969 carrier Substances 0.000 description 3
- 230000015556 catabolic process Effects 0.000 description 3
- 239000004020 conductor Substances 0.000 description 3
- 239000002826 coolant Substances 0.000 description 3
- 238000006731 degradation reaction Methods 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- 229910003460 diamond Inorganic materials 0.000 description 3
- 239000010432 diamond Substances 0.000 description 3
- 238000010438 heat treatment Methods 0.000 description 3
- 230000005291 magnetic effect Effects 0.000 description 3
- 238000007726 management method Methods 0.000 description 3
- 238000004806 packaging method and process Methods 0.000 description 3
- 230000002829 reductive effect Effects 0.000 description 3
- 238000007665 sagging Methods 0.000 description 3
- 238000004513 sizing Methods 0.000 description 3
- 229910001220 stainless steel Inorganic materials 0.000 description 3
- 239000010935 stainless steel Substances 0.000 description 3
- 108010053481 Antifreeze Proteins Proteins 0.000 description 2
- 238000010521 absorption reaction Methods 0.000 description 2
- 239000002313 adhesive film Substances 0.000 description 2
- 230000002528 anti-freeze Effects 0.000 description 2
- 239000007864 aqueous solution Substances 0.000 description 2
- 230000004888 barrier function Effects 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 239000006227 byproduct Substances 0.000 description 2
- 238000004140 cleaning Methods 0.000 description 2
- 230000008878 coupling Effects 0.000 description 2
- 238000010168 coupling process Methods 0.000 description 2
- 238000005859 coupling reaction Methods 0.000 description 2
- 230000001627 detrimental effect Effects 0.000 description 2
- 230000009977 dual effect Effects 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 229910052732 germanium Inorganic materials 0.000 description 2
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 2
- 239000001307 helium Substances 0.000 description 2
- 229910052734 helium Inorganic materials 0.000 description 2
- SWQJXJOGLNCZEY-UHFFFAOYSA-N helium atom Chemical compound [He] SWQJXJOGLNCZEY-UHFFFAOYSA-N 0.000 description 2
- 238000002955 isolation Methods 0.000 description 2
- 230000033001 locomotion Effects 0.000 description 2
- 238000001465 metallisation Methods 0.000 description 2
- 150000002739 metals Chemical class 0.000 description 2
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 2
- 239000012811 non-conductive material Substances 0.000 description 2
- 239000010702 perfluoropolyether Substances 0.000 description 2
- RVZRBWKZFJCCIB-UHFFFAOYSA-N perfluorotributylamine Chemical compound FC(F)(F)C(F)(F)C(F)(F)C(F)(F)N(C(F)(F)C(F)(F)C(F)(F)C(F)(F)F)C(F)(F)C(F)(F)C(F)(F)C(F)(F)F RVZRBWKZFJCCIB-UHFFFAOYSA-N 0.000 description 2
- 229920000642 polymer Polymers 0.000 description 2
- 238000001228 spectrum Methods 0.000 description 2
- 230000003068 static effect Effects 0.000 description 2
- 238000009834 vaporization Methods 0.000 description 2
- 230000008016 vaporization Effects 0.000 description 2
- KXGFMDJXCMQABM-UHFFFAOYSA-N 2-methoxy-6-methylphenol Chemical compound [CH]OC1=CC=CC([CH])=C1O KXGFMDJXCMQABM-UHFFFAOYSA-N 0.000 description 1
- 238000009623 Bosch process Methods 0.000 description 1
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 229920002307 Dextran Polymers 0.000 description 1
- YCKRFDGAMUMZLT-UHFFFAOYSA-N Fluorine atom Chemical compound [F] YCKRFDGAMUMZLT-UHFFFAOYSA-N 0.000 description 1
- XPDWGBQVDMORPB-UHFFFAOYSA-N Fluoroform Chemical compound FC(F)F XPDWGBQVDMORPB-UHFFFAOYSA-N 0.000 description 1
- 229920003171 Poly (ethylene oxide) Polymers 0.000 description 1
- 229920002845 Poly(methacrylic acid) Polymers 0.000 description 1
- 229920002873 Polyethylenimine Polymers 0.000 description 1
- 239000004372 Polyvinyl alcohol Substances 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 229920002125 Sokalan® Polymers 0.000 description 1
- 239000003929 acidic solution Substances 0.000 description 1
- NIXOWILDQLNWCW-UHFFFAOYSA-N acrylic acid group Chemical group C(C=C)(=O)O NIXOWILDQLNWCW-UHFFFAOYSA-N 0.000 description 1
- 230000009471 action Effects 0.000 description 1
- 230000001070 adhesive effect Effects 0.000 description 1
- 239000012670 alkaline solution Substances 0.000 description 1
- 239000012736 aqueous medium Substances 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 230000000903 blocking effect Effects 0.000 description 1
- -1 but not limited to Substances 0.000 description 1
- 230000001413 cellular effect Effects 0.000 description 1
- 238000005524 ceramic coating Methods 0.000 description 1
- 230000001010 compromised effect Effects 0.000 description 1
- 238000004590 computer program Methods 0.000 description 1
- 239000000356 contaminant Substances 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 238000005520 cutting process Methods 0.000 description 1
- 238000013500 data storage Methods 0.000 description 1
- 239000008367 deionised water Substances 0.000 description 1
- 229910021641 deionized water Inorganic materials 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- URQUNWYOBNUYJQ-UHFFFAOYSA-N diazonaphthoquinone Chemical compound C1=CC=C2C(=O)C(=[N]=[N])C=CC2=C1 URQUNWYOBNUYJQ-UHFFFAOYSA-N 0.000 description 1
- WGXGKXTZIQFQFO-CMDGGOBGSA-N ethenyl (e)-3-phenylprop-2-enoate Chemical compound C=COC(=O)\C=C\C1=CC=CC=C1 WGXGKXTZIQFQFO-CMDGGOBGSA-N 0.000 description 1
- 229910052731 fluorine Inorganic materials 0.000 description 1
- 239000011737 fluorine Substances 0.000 description 1
- 239000012634 fragment Substances 0.000 description 1
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 230000001939 inductive effect Effects 0.000 description 1
- 238000009616 inductively coupled plasma Methods 0.000 description 1
- 230000003993 interaction Effects 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 239000002346 layers by function Substances 0.000 description 1
- 239000004973 liquid crystal related substance Substances 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 238000011068 loading method Methods 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 239000011368 organic material Substances 0.000 description 1
- 238000013021 overheating Methods 0.000 description 1
- 230000036961 partial effect Effects 0.000 description 1
- 239000002245 particle Substances 0.000 description 1
- 230000000149 penetrating effect Effects 0.000 description 1
- 239000005011 phenolic resin Substances 0.000 description 1
- 229920001568 phenolic resin Polymers 0.000 description 1
- 239000004584 polyacrylic acid Substances 0.000 description 1
- 229920002451 polyvinyl alcohol Polymers 0.000 description 1
- 239000004800 polyvinyl chloride Substances 0.000 description 1
- 229920000915 polyvinyl chloride Polymers 0.000 description 1
- 238000002360 preparation method Methods 0.000 description 1
- 239000000047 product Substances 0.000 description 1
- 230000000135 prohibitive effect Effects 0.000 description 1
- 230000000644 propagated effect Effects 0.000 description 1
- 239000000376 reactant Substances 0.000 description 1
- 230000000717 retained effect Effects 0.000 description 1
- 230000035945 sensitivity Effects 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
- 230000003685 thermal hair damage Effects 0.000 description 1
- 238000001429 visible spectrum Methods 0.000 description 1
- 239000002699 waste material Substances 0.000 description 1
- 230000003313 weakening effect Effects 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
- IGELFKKMDLGCJO-UHFFFAOYSA-N xenon difluoride Chemical compound F[Xe]F IGELFKKMDLGCJO-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B25—HAND TOOLS; PORTABLE POWER-DRIVEN TOOLS; MANIPULATORS
- B25J—MANIPULATORS; CHAMBERS PROVIDED WITH MANIPULATION DEVICES
- B25J15/00—Gripping heads and other end effectors
- B25J15/0019—End effectors other than grippers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J37/00—Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
- H01J37/32—Gas-filled discharge tubes
- H01J37/32431—Constructional details of the reactor
- H01J37/32715—Workpiece holder
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J37/00—Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
- H01J37/32—Gas-filled discharge tubes
- H01J37/32431—Constructional details of the reactor
- H01J37/32798—Further details of plasma apparatus not provided for in groups H01J37/3244 - H01J37/32788; special provisions for cleaning or maintenance of the apparatus
- H01J37/32899—Multiple chambers, e.g. cluster tools
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/3065—Plasma etching; Reactive-ion etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
- H01L21/3081—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their composition, e.g. multilayer masks, materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31127—Etching organic layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
- H01L21/32131—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by physical means only
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67098—Apparatus for thermal treatment
- H01L21/67109—Apparatus for thermal treatment mainly by convection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67155—Apparatus for manufacturing or treating in a plurality of work-stations
- H01L21/67207—Apparatus for manufacturing or treating in a plurality of work-stations comprising a chamber adapted to a particular process
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/677—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations
- H01L21/67739—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations into and out of processing chamber
- H01L21/67742—Mechanical parts of transfer devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/677—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations
- H01L21/67739—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations into and out of processing chamber
- H01L21/67748—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations into and out of processing chamber horizontal transfer of a single workpiece
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L21/6836—Wafer tapes, e.g. grinding or dicing support tapes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/687—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches
- H01L21/68707—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches the wafers being placed on a robot blade, or gripped by a gripper for conveyance
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68327—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
Definitions
- Embodiments of the present invention pertain to the field of semiconductor processing and, in particular, to methods of dicing semiconductor wafers, each wafer having a plurality of integrated circuits thereon.
- integrated circuits are formed on a wafer (also referred to as a substrate) composed of silicon or other semiconductor material.
- a wafer also referred to as a substrate
- layers of various materials which are either semiconducting, conducting or insulating are utilized to form the integrated circuits. These materials are doped, deposited and etched using various well-known processes to form integrated circuits.
- Each wafer is processed to form a large number of individual regions containing integrated circuits known as dies.
- the wafer is “diced” to separate the individual die from one another for packaging or for use in an unpackaged form within larger circuits.
- the two main techniques that are used for wafer dicing are scribing and sawing.
- a diamond tipped scribe is moved across the wafer surface along pre-formed scribe lines. These scribe lines extend along the spaces between the dies. These spaces are commonly referred to as “streets.”
- the diamond scribe forms shallow scratches in the wafer surface along the streets.
- Scribing can be used for wafers that are about 10 mils (thousandths of an inch) or less in thickness. For thicker wafers, sawing is presently the preferred method for dicing.
- a diamond tipped saw rotating at high revolutions per minute contacts the wafer surface and saws the wafer along the streets.
- the wafer is mounted on a supporting member such as an adhesive film stretched across a film frame and the saw is repeatedly applied to both the vertical and horizontal streets.
- a supporting member such as an adhesive film stretched across a film frame and the saw is repeatedly applied to both the vertical and horizontal streets.
- chips and gouges can form along the severed edges of the dies.
- cracks can form and propagate from the edges of the dies into the substrate and render the integrated circuit inoperative. Chipping and cracking are particularly a problem with scribing because only one side of a square or rectangular die can be scribed in the ⁇ 110> direction of the crystalline structure.
- each die requires substantial cleaning to remove particles and other contaminants that result from the sawing process.
- Plasma dicing has also been used, but may have limitations as well.
- one limitation hampering implementation of plasma dicing may be cost.
- a standard lithography operation for patterning resist may render implementation cost prohibitive.
- Another limitation possibly hampering implementation of plasma dicing is that plasma processing of commonly encountered metals (e.g., copper) in dicing along streets can create production issues or throughput limits.
- Embodiments of the present invention include methods of dicing semiconductor wafers, each wafer having a plurality of integrated circuits thereon.
- a method of dicing a semiconductor wafer having a plurality of integrated circuits involves providing the semiconductor wafer on a substrate carrier, the substrate carrier having a dicing tape supporting the semiconductor wafer and a tape frame disposed above and surrounding the dicing tape.
- the method also involves providing a patterned mask above the semiconductor wafer, the patterned mask covering and protecting the integrated circuits and exposing regions of the semiconductor wafer between the integrated circuits.
- the method also involves transferring the substrate carrier having the semiconductor wafer thereon to a processing region of an etch chamber.
- the method also involves plasma etching the semiconductor wafer through the gaps in the patterned mask to singulate the integrated circuits.
- the method also involves transferring the substrate carrier having the singulated integrated circuits thereon from the processing region of the etch chamber using a transfer arm that supports a substantial portion of the dicing tape of the substrate carrier.
- a plasma etch apparatus in another embodiment, includes a plasma etch chamber.
- the plasma etch chamber includes a plasma source disposed in an upper region of the plasma etch chamber, a cathode assembly disposed below the plasma source, and a support pedestal for supporting a substrate carrier below the plasma source.
- the plasma etch apparatus also includes a transfer chamber coupled to the plasma etch chamber.
- the transfer chamber includes a transfer arm for supporting a substantial portion of a dicing tape of the substrate carrier, the transfer arm configured to transfer a sample from the support pedestal following an etch singulation process.
- a method of dicing a semiconductor wafer having a plurality of integrated circuits involves forming a mask above the semiconductor wafer, the mask including a layer covering and protecting the integrated circuits. The method also involves patterning the mask with a laser scribing process to provide a patterned mask with gaps, exposing regions of the semiconductor wafer between the integrated circuits. The method also involves loading the semiconductor wafer on a substrate carrier, the substrate carrier having a dicing tape supporting the semiconductor wafer and a tape frame disposed above and surrounding the dicing tape. The method also involves transferring the substrate carrier having the semiconductor wafer thereon to a processing region of an etch chamber.
- the method also involves plasma etching the semiconductor wafer through the gaps in the patterned mask to singulate the integrated circuits.
- the method also involves transferring the substrate carrier having the singulated integrated circuits thereon from the processing region of the etch chamber using a transfer arm that supports a substantial portion of the dicing tape of the substrate carrier.
- FIG. 1A illustrates a top plan view of a semiconductor wafer to be diced on a substrate carrier.
- FIG. 1B illustrates a cross-sectional view of a diced semiconductor wafer on an unsupported substrate carrier.
- FIG. 2 illustrates a top plan view of a semiconductor wafer to be diced or that has been diced on a substrate carrier supported by a transfer arm, in accordance with an embodiment of the present invention.
- FIG. 3A illustrates a cross-sectional view of a semiconductor wafer to be diced or that has been diced on a substrate carrier supported by a transfer arm, in accordance with an embodiment of the present invention.
- FIG. 3B illustrates a cross-sectional view of a semiconductor wafer to be diced or that has been diced on a substrate carrier supported by an actively-cooled transfer arm, in accordance with an embodiment of the present invention.
- FIG. 3C illustrates a cross-sectional view of a semiconductor wafer to be diced or that has been diced on a substrate carrier supported by another actively-cooled transfer arm, in accordance with another embodiment of the present invention.
- FIG. 4 illustrates a cathode assembly for a plasma processing chamber, the cathode assembly including a cooling pedestal, in accordance with an embodiment of the present invention.
- FIG. 5 illustrates an angled view of an actively-cooled shadow ring for heat dissipation in a plasma chamber with relative positioning to an etch cathode shown and relative sizing to a wafer support shown, in accordance with an embodiment of the present invention.
- FIG. 6 illustrates a cross-sectional view of an etch reactor, in accordance with an embodiment of the present invention.
- FIG. 7 is a Flowchart representing operations in a method of dicing a semiconductor wafer including a plurality of integrated circuits, in accordance with an embodiment of the present invention.
- FIG. 8A illustrates a cross-sectional view of a semiconductor wafer including a plurality of integrated circuits during performing of a method of dicing the semiconductor wafer, corresponding to operation 702 of the Flowchart of FIG. 7 , in accordance with an embodiment of the present invention.
- FIG. 8B illustrates a cross-sectional view of a semiconductor wafer including a plurality of integrated circuits during performing of a method of dicing the semiconductor wafer, corresponding to operation 704 of the Flowchart of FIG. 7 , in accordance with an embodiment of the present invention.
- FIG. 8C illustrates a cross-sectional view of a semiconductor wafer including a plurality of integrated circuits during performing of a method of dicing the semiconductor wafer, corresponding to operation 710 of the Flowchart of FIG. 7 , in accordance with an embodiment of the present invention.
- FIG. 9 illustrates a block diagram of a tool layout for laser and plasma dicing of wafers or substrates, in accordance with an embodiment of the present invention.
- FIG. 10 illustrates a block diagram of an exemplary computer system, in accordance with an embodiment of the present invention.
- One or more embodiments described herein are directed to dicing tape integrity and, possibly, thermal management via dicing tape support during transfer following a plasma dicing singulation process.
- One or more embodiments are directed to a plasma etching die singulation process or a hybrid laser scribing and plasma etching die singulation process.
- a transfer arm for film frame substrate handling during and, more particularly, subsequent to plasma singulation of wafers.
- thermal management against dicing tape thermal damage or degradation can be critical to ensure successful plasma etch processing. Over-heating during plasma processing may lead to dicing tape cracking, burning or distortion, or lead to other issues such as adhesion degradation between the dicing tape and supporting frame. Such issues can result in failure of the etch process or catastrophic wafer damage.
- the integrity of the tape may be reduced. Post dicing transportation of a substrate carrier supporting singulated dies may thus prove problematic.
- One or more embodiments described herein address thermal management by providing suitable for transfer arm support of singulated dies on a dicing tape post singulation.
- a supporting transfer arm is further equipped to remove a heat load from the dicing or carrier tape of a substrate carrier during post etching transfer.
- a substrate for dicing may be supported by a substrate carrier during at least the plasma etching portion of a die singulation process, e.g., of a hybrid laser ablation and plasma etching or a plasma only singulation scheme.
- FIG. 1A illustrates a top plan view of a semiconductor wafer to be diced on a substrate carrier.
- a substrate carrier 100 includes a layer of backing tape 102 surrounded by a tape ring or frame 104 .
- a wafer or substrate 106 is supported by the backing tape 102 of the substrate carrier 100 .
- the wafer or substrate 106 may be attached to the backing tape 102 by a die attach film.
- the tape ring 104 may be composed of stainless steel.
- FIG. 1B illustrates a cross-sectional view of a diced semiconductor wafer on an unsupported substrate carrier.
- the substrate 108 of FIG. 1A has been singulated to provide individual integrated circuit dies 108 .
- the dicing tape 102 may lose some of its integrity during plasma processing.
- the dicing tape supporting the singulated dies may sag upon transfer from the etch chamber used for singulation. A potential detriment of the sagging dicing tape can occur if die corners touch and/or the tape permanently deforms which can lead to fails at die pick.
- a non-supporting transfer arm may be used to transport the singulated dies as still attached to the dicing tape. Since the tape may have been subjected to conditions that reduce the strength of the assembly, and since the dicing of the thin wafers may result in a weakening of the assembly, the individual dies attached to the tape may sag and result in damage to the singulated dies.
- a transfer arm that supports a diced wafer on the tape is implemented for at least post etch transfer such that that the sagging of the dicing tape described in association with FIG. 1B is otherwise not permitted.
- the supporting transfer arm substantially supports the area of the tape where the singulated dies reside.
- the supporting transfer arm is actively or passively cooled to accommodate detrimental effects of heating of the dicing tape during etch processing.
- FIG. 2 illustrates a top plan view of a semiconductor wafer to be diced or that has been diced on a substrate carrier supported by a transfer arm, in accordance with an embodiment of the present invention.
- the substrate carrier of FIG. 1A is depicted.
- the substrate carrier 100 includes a layer of backing tape 102 surrounded by a tape ring or frame 104 .
- a wafer or substrate 106 is supported by the backing tape 102 of the substrate carrier 100 .
- a transfer arm 202 with a supporting portion 200 is provided for transfer of the substrate carrier 100 .
- the support region 200 may have a raised perimeter to act as barrier to carrier slippage during transfer.
- the transfer arm and particularly the supporting portion 200 of the transfer arm 202 , is for supporting a substantial portion of the dicing tape 102 of the substrate carrier 102 / 104 from below the dicing tape 102 .
- the transfer arm 202 is configured to transfer a sample from a cathode assembly following an etch singulation process.
- the supporting portion 200 of the transfer arm 202 directly supports greater than 80% of the surface area of dicing tape 102 .
- apertures such as transfer holes and/or cooling channels are formed through or in the surface of the supporting portion 200 of the transfer arm 202 and, thus, not all of the dicing tape 102 is in direct contact with the supporting portion 200 of the transfer arm 202 . However, in other embodiments, all of the dicing tape 102 is in direct contact with the supporting portion 200 of the transfer arm 202 .
- At least the supporting portion 200 of the transfer arm 202 is a stainless steel transfer arm. In other embodiments, at least the supporting portion 200 of the transfer arm 202 is composed of a non-conductive material. In an embodiment, the supporting portion 200 of the transfer arm 200 is composed of a conductive material, while the arm portion of transfer arm 202 is composed substantially of, or is coated by, a non-conductive material. In an embodiment, the transfer arm 202 is coupled to a transfer robot housed in a transfer chamber coupled to an etch chamber. It is to be appreciated that only a portion of the arm of transfer arm 202 is depicted in FIG. 2 (with the wavy break line indicating that the arm can extend well beyond the supporting portion 200 ).
- FIG. 3A illustrates a cross-sectional view of a semiconductor wafer to be diced or that has been diced on a substrate carrier supported by a transfer arm, in accordance with an embodiment of the present invention.
- the support arm 202 having support portion 200 below a substrate carrier can be seen from this view.
- the substrate carrier includes the frame 104 , tape 102 , and supported wafer or substrate 106 .
- a substantial amount, if not all, of the bottom surface of the dicing tape 102 of the substrate carrier is supported by the support portion 200 of the supporting arm 202 .
- a perimeter of the support portion 200 may be raised to provide a cavity for the substrate carrier, such that the substrate carrier does not fall from the support portion 200 during transfer or movement of the support arm 202 .
- At least the support portion 202 of the support arm 200 of FIG. 3A may be a passively cooled support portion 200 .
- the support portion 200 of the support arm 202 may be contacted to a cooled chamber wall of an associated etch chamber.
- at least the support portion 202 of the support arm 200 may be an actively cooled support portion 200 , examples of which are described in association with FIGS. 3B and 3C .
- a cooled support arm may be used to cool a dicing tape (and possibly a supporting tape frame), a supported wafer, or both.
- FIG. 3B illustrates a cross-sectional view of a semiconductor wafer to be diced or that has been diced on a substrate carrier supported by an actively-cooled transfer arm, in accordance with an embodiment of the present invention.
- the substrate carrier and transfer arm assembly described in association with FIG. 3A is depicted.
- at least the support portion 200 of the transfer arm 202 is an actively-cooled support portion that includes grooves 302 formed in a supporting surface of the support portion 200 of the transfer arm 200 .
- the grooves 302 are for flowing a cooling gas therein, such as a helium cooling gas.
- the cooling gas can transfer away heat otherwise remaining in the dicing tape 102 following an etch process.
- the cooling grooves can be used to cool a dicing tape prior to an etch process.
- FIG. 3C illustrates a cross-sectional view of a semiconductor wafer to be diced or that has been diced on a substrate carrier supported by another actively-cooled transfer arm, in accordance with another embodiment of the present invention.
- the substrate carrier and transfer arm assembly described in association with FIG. 3A is depicted.
- at least the support portion 200 of the transfer arm 202 is an actively-cooled support portion that includes internal channel 304 formed in the body of the support portion 200 of the transfer arm 200 .
- the internal channels 304 are for are for flowing a cooling fluid there through.
- the channels 304 may have one or more entrance openings and one or more exit openings and may form a pattern within the body of the support portion 200 (e.g., under the tape support region of the transfer arm 200 ) for cooling the region below the tape 102 .
- the cooling fluid circulated through the channels 304 can transfer away heat otherwise remaining in the dicing tape 102 following an etch process. Additionally, the cooling channels can be used to cool a dicing tape prior to an etch process.
- the internal channels 304 are part of a heat transfer fluid loop thermally coupled to a heat sink (e.g., a chiller) to remove heat from the supporting portion 200 of the transfer arm 202 .
- a heat transfer liquid or gas i.e., a cooling fluid or gas
- the heat transfer liquid may be any employed in the art, for example an anti-freeze or a perfluoropolyether known under the trade names of Fluorinert (3M, Inc.) or Galden (Solvey Solexis, Inc), e.g., Galden HT135 for operation in the range of 0° C.-20° C.
- a supporting transfer arm may include a more reliable etch process for die singulation and, in particular, a more robust post singulation transfer process.
- industry-first wafer die singulation inside a plasma etch chamber faces many challenges.
- a tape frame wafer carrier is not necessarily designed for a vacuum chamber or to accommodate the heat generated by plasma etching which can burn or make rigid the sticky flexible tape normally included within the tape frame. Burned and/or rigid tape frame tape resulting from processing in a plasma etch chamber can lead to a total loss of the entire completed wafer. Accordingly, one of the issues being faced at present the potential need to maintain cooling of the frame ring and flexible sticky tape while, or subsequent to, the wafer is/was heated by a plasma etch process.
- One or more embodiments described herein may address loss of dicing tape integrity following an etch process by supporting a weakened dicing tape during transfer out of an etch chamber.
- One or more embodiments may address removal of residual head from a dicing tape by using a passively or actively cooled supporting transfer arm during transfer of a substrate carrier out of an etch chamber post die singulation.
- FIG. 4 illustrates a cathode assembly for a plasma processing chamber, the cathode assembly including a cooling pedestal, in accordance with an embodiment of the present invention.
- a cathode assembly 400 includes a cathode base 402 .
- the cathode base 402 is an isolated base that is conductive and grounded (i.e., coupled to ground, as depicted in FIG. 4 ).
- the cathode base 402 is not coupled to radio frequency (RF) power, but has an opening 404 for an RF rod 406 (which may be RF hot) to pass there through.
- RF radio frequency
- the resulting assembly may be referred to as a split cathode assembly.
- the cathode assembly 400 is housed in a chamber body 499 (a portion of which is shown), such as a chamber body of a plasma processing chamber.
- An insulator 408 separates the cathode base 402 from an RF-powered chuck 410 (e.g., RF power supplied as high frequency AC from RF rod 406 ).
- the RF-powered chuck 410 is an electrostatic chuck (ESC) dielectric pedestal (which may be a high voltage DC pedestal, as depicted in FIG. 4 ).
- the RF-powered chuck 410 includes cooling channels on a substrate supporting surface thereof, such as helium (He) cooling channels thereon, an indication of which is labeled generically in FIG. 4 .
- An RF-isolated support 412 surrounds but is isolated from the RF-powered chuck 410 .
- the RF-isolated support 412 is not coupled to an RF source, either directly or indirectly.
- the RF-isolated support 412 is isolated from the RF-powered chuck 410 by insulator 414 .
- the RF-isolated support 412 is composed of aluminum and is conductive.
- the RF-isolated support 412 is a cooling ring and is grounded (e.g., to semi ground) so that plasma is not generated from its surface during a plasma processing operation.
- the RF-isolated support 412 is also isolated from the cathode base 402 by the insulator 408 and, thus, a resistive path (R) is between the RF-isolated support 412 and the cathode base 402 , as is depicted in FIG. 4 .
- the RF-isolated support 412 and the RF-powered chuck 410 are together sized to accommodate a substrate carrier 430 .
- the substrate carrier 430 has frame 432 and tape (which may have exposed portions 434 ) and a substrate supporting region for supporting a substrate 436 .
- the RF-isolated support 412 is sized to accommodate substantially all of the frame 432 portion of the substrate carrier 430
- the RF-powered chuck 410 is sized to accommodate substantially all of the substrate supporting region of the substrate carrier 430 .
- the cathode assembly 400 including the RF-isolated support 412 and the RF-powered chuck 410 can be referred to as a cooling pedestal that provides RF isolation for a tape frame supporting a 300 mm wafer in a dual plasma system (DPS).
- DPS dual plasma system
- the cathode assembly 400 includes a heat transfer fluid loop 416 .
- the heat transfer fluid loop 416 includes channels 418 in the RF-isolated support 412 and channels 420 in the RF-powered chuck 410 (only illustrative channels shown in FIG. 4 ). Accordingly, in one embodiment, both the RF-isolated support 412 and the RF-powered chuck 410 are liquid cooled. In an embodiment, as depicted, the heat transfer fluid loop 416 transfers coolant in series through the RF-isolated support 412 and the RF-powered chuck 410 .
- a non-conductive cooling fluid is used in order to maintain isolation between the RF-isolated support 412 and the RF-powered chuck 410 (i.e., the RF-isolated support 412 remains RF-free even through a common heat transfer fluid loop 416 is used.
- the heat transfer fluid loop 416 is thermally coupled to a heat sink (e.g., a chiller) to remove heat from the RF-isolated support 412 and the RF-powered chuck 410 .
- the heat transfer liquid may be any employed in the art, for example an anti-freeze or a perfluoropolyether known under the trade names of Fluorinert (3M, Inc.) or Galden (Solvey Solexis, Inc), e.g., Galden HT135 for operation in the range of 0° C.-20° C.
- the RF-powered chuck 410 is a cooling RF-powered chuck
- the RF-isolated support 412 is a cooling RF-isolated support
- both the cooling RF-powered chuck and the cooling RF-isolated support are configured to be maintained at a temperature below 0 degrees Celsius during plasma processing.
- the heat transfer fluid loop 416 of the cooling pedestal described in association with FIG. 4 is further in series with the internal cooling channels 304 of the transfer arm described in association with FIG. 3C .
- the heat transfer fluid loop 416 is thermally coupled to a heat sink (e.g., a chiller) to remove heat from the transfer arm 200 of FIG. 3C and cooling pedestal.
- a heat sink e.g., a chiller
- a shadow ring 490 may be implemented in conjunction with the cathode assembly 400 .
- the shadow ring 490 is disposed over a stainless steel frame ring 432 and a portion of the exposed tape 434 .
- the shadow ring may be implemented to provide additional protection from plasma bombardment and also reduce byproduct deposition on the frame and tape from etch processes (e.g., byproducts from etch processes tend to stick to the colder surfaces within the chamber).
- a shadow ring or actively cooled shadow ring is implemented in conjunction with the cooling pedestal of FIG. 4 .
- the RF rod 406 is only connected to the RF-powered chuck 410 .
- RF power is not transferred through the cooling fluid used in the heat transfer fluid loop 416 .
- the tape frame 432 of a carrier 430 contacts the aluminum conductive pedestal (the RF-isolated support 412 ) without RF power and, as such, is only cooled by the cooling fluid.
- RF power is only concentrated within the wafer 436 zone to control the plasma for etching.
- a top surface of the carrier 430 is further protected by a moveable shadow ring 490 .
- the temperature of wafer is typically controlled by the electrostatic-chuck.
- the wafer shield ring acts as a thermal barrier to the frame and tape pairing.
- the wafer shield ring may be not sufficient to block the heat from transfer to the frame and tape beneath it.
- the tape and/or frame can become over-heated as to either cause tape damage or delamination of tape from frame or reduction of adhesion between tape and frame.
- damage of tape between the frame and wafer can cause the failure of the etch process and lead to wafer damage.
- the delamination of tape from the frame is another critical dicing failure.
- the reduction of adhesion between tape and frame can, for example, cause tape to peel off from the frame during tape expansion operation used for die pick.
- cooling of the tape and frame with the cooling pedestal of FIG. 4 is performed during etch processing in order to avoid potential tape damage/degradation.
- an actively-cooled shadow ring for heat dissipation in a plasma etch chamber.
- An exemplary actively-cooled shadow ring for heat dissipation in a plasma chamber which may be used as described with, or may be modified to accommodate, a cooling pedestal, is now described in greater detail.
- an actively-cooled shadow ring can be implemented to reduce a temperature of a process kit shadow ring during processing of a wafer supported by a wafer carrier. By reducing the temperature of a shadow ring, damage or burning of a die singulation tape that otherwise occurs at elevated temperatures may be mitigated. For example, a damaged or burned die singulation tape normally leads to the wafer or substrate as not being recoverable.
- the attached tape can become damaged when the tape frame reaches an elevated temperature.
- use of an actively-cooled shadow ring can provide other process benefits can include an increase in throughput. For example, temperature reduction may otherwise be achieved by easing of process conditions such as RF power reduction, but this requires an increase in process time which is detrimental to throughput.
- FIG. 5 illustrates an angled view of an actively-cooled shadow ring for heat dissipation in a plasma chamber with relative positioning to an etch cathode shown and relative sizing to a wafer carrier shown, in accordance with an embodiment of the present invention.
- a support apparatus 500 for a plasma chamber includes a cathode 502 positioned below an actively-cooled shadow ring 504 .
- a wafer or substrate support 100 with a tape 102 and frame 104 and supporting a wafer or substrate 106 is shown above the actively-cooled shadow ring 504 for sizing perspective.
- Such a wafer or substrate support can be as described above with respect to FIG. 1 .
- the wafer or substrate support/carrier 100 is actually positioned between the actively-cooled shadow ring 504 and the cathode 502 .
- the support apparatus 500 may also include a motorized assembly 514 and a casing 516 , which is also depicted in FIG. 5 .
- the support cathode is or includes a cooling pedestal, such as the cooling pedestal described in association with FIG. 4 .
- the actively-cooled shadow ring 504 is fed with coolant gas or liquid by a bellows feed-through 506 which feeds into a plasma exposed coupler 508 .
- the actively-cooled shadow ring 504 is raised or lowered relative to a fixed cathode by three vertical posts 510 which can be raised for introduction of the substrate or wafer carrier 100 to the cathode 502 and then lowered to clamp the substrate or wafer carrier 100 into position.
- the three vertical posts 510 attach the actively-cooled shadow ring 504 to a circular ring 505 below.
- the circular ring 505 is connected to the motorized assembly 514 and provides the vertical motion and positioning of the actively-cooled shadow ring 504 .
- the substrate or wafer carrier 100 may rest on a plurality of pads that sit between the actively-cooled shadow ring 504 and the cathode 502 .
- one such pad 512 is depicted. However, it is to be appreciated that the pad 512 is actually below or underneath the actively-cooled shadow ring 504 , and that more than one pad is typically used, such as four pads.
- the actively-cooled shadow ring 504 is composed of aluminum with a hard anodized surface or a ceramic coating.
- the actively-cooled shadow ring 504 is sized to entirely cover, from a top-down perspective, the tape frame 104 , the tape 102 , and the outer most region of the substrate 106 during plasma processing. In one specific such embodiment, the leading edge of the shadow ring to the wafer is approximately 0.050 inches high.
- a pair of fluid connections such as a supply and return line pair, may be included as entering/exiting the actively-cooled shadow ring 504 .
- the pair of fluid connections provides an entrance/exit to an internal fluid channel that circulates through the actively-cooled shadow ring 504 .
- the pair of fluid connections enables continual flow of a cooling fluid or gas through the actively-cooled shadow ring during plasma processing.
- the cooling channels travel essentially the entire mid-circumference of the body of an annular actively-cooled shadow ring.
- the ability to enable such continual flow can provide superior temperature control of the shadow ring which enables temperature control (e.g., reduced temperature exposure) of the tape frame and tape of a substrate carrier clamped to the actively-cooled shadow ring 504 .
- This protection of the tape frame and tape is in addition to the protection provided by physically blocking the plasma from reaching the tape frame and tape of the substrate or wafer carrier.
- the fluid-channeled shadow ring referred to herein as actively-cooled shadow ring 504 , is distinguished from passively cooled shadow rings that may merely be cooled by contact with a heat sink or a cooled chamber wall.
- the heat transfer fluid loop 416 of the cooling pedestal described in association with FIG. 4 is further in series with the internal fluid channel that circulates through the actively-cooled shadow ring 504 .
- the heat transfer fluid loop 516 is thermally coupled to a heat sink (e.g., a chiller) to remove heat from the RF-isolated support 412 , the RF-powered chuck 410 , and the actively-cooled shadow ring 504 .
- the internal cooling channels 304 of the transfer arm described in association with FIG. 3C are further in series with the internal fluid channel that circulates through the actively-cooled shadow ring 504 .
- the heat transfer fluid loop 516 is thermally coupled to a heat sink (e.g., a chiller) to remove heat from the transfer arm 200 of FIG. 3C and the actively-cooled shadow ring 504 .
- an etch reactor is configured to accommodate etching of a thin wafer or substrate supported by a substrate carrier.
- FIG. 6 illustrates a cross-sectional view of an etch reactor, in accordance with an embodiment of the present invention.
- an etch reactor 600 includes a chamber 602 .
- a supporting transfer arm 200 such as one of the transfer arms described in association with FIGS. 3A-3C is included for transferring a substrate carrier 606 from (and possibly to) chamber 602 .
- the transfer arm also includes a feature to calibrate and center the transfer arm 200 with respect to circular features of a processing tool (e.g., an etch cathode center, or a center of a circular silicon wafer).
- An inductively coupled plasma (ICP) source 608 is positioned in an upper portion of the chamber 602 .
- the chamber 602 may be further equipped with a throttle valve 610 and a turbo molecular pump 612 .
- the etch reactor 600 may also include a cathode assembly 614 (e.g., an assembly including an etch cathode or etch electrode).
- the cathode assembly 614 includes a cooling pedestal, such as the cooling pedestal described in association with FIG. 4 .
- a shadow ring assembly 615 is included above the region accommodating the substrate or wafer carrier 606 .
- the shadow ring assembly 615 is an actively-cooled shadow ring, such as described in association with FIG. 5 .
- a shadow ring actuator 618 may be included for moving the shadow ring.
- the shadow ring actuator 618 moves a single lift hoop that is coupled to a tape frame lift and a shadow ring.
- Other actuators, such as actuator 616 may also be included.
- a hybrid wafer or substrate dicing process involving an initial laser scribe and subsequent plasma etch may be implemented for die singulation.
- the laser scribe process may be used to cleanly remove a mask layer, organic and inorganic dielectric layers, and device layers.
- the laser etch process may then be terminated upon exposure of, or partial etch of, the wafer or substrate.
- the plasma etch portion of the dicing process may then be employed to etch through the bulk of the wafer or substrate, such as through bulk single crystalline silicon, to yield die or chip singulation or dicing.
- the wafer or substrate is supported by a substrate carrier having a tape frame during the singulation process, including during the etch portion of the singulation process.
- FIG. 7 is a Flowchart 700 representing operations in a method of dicing a semiconductor wafer including a plurality of integrated circuits, in accordance with an embodiment of the present invention.
- FIGS. 8A-8C illustrate cross-sectional views of a semiconductor wafer including a plurality of integrated circuits during performing of a method of dicing the semiconductor wafer, corresponding to operations of Flowchart 700 , in accordance with an embodiment of the present invention.
- a mask 802 is formed above a semiconductor wafer or substrate 804 .
- the mask 802 is composed of a layer covering and protecting integrated circuits 806 formed on the surface of semiconductor wafer 804 .
- the mask 802 also covers intervening streets 807 formed between each of the integrated circuits 806 .
- the semiconductor wafer or substrate 804 is supported by a substrate carrier 814 .
- the substrate carrier 1314 includes a layer of backing tape, a portion of which is depicted as 814 in FIG. 13A , surrounded by a tape ring or frame (not shown).
- the semiconductor wafer or substrate 804 is disposed on a die attach film 816 disposed on the substrate carrier 814 , as is also depicted in FIG. 8A .
- forming the mask 802 includes forming a layer such as, but not limited to, a photo-resist layer or an I-line patterning layer.
- a polymer layer such as a photo-resist layer may be composed of a material otherwise suitable for use in a lithographic process.
- the photo-resist layer is composed of a positive photo-resist material such as, but not limited to, a 248 nanometer (nm) resist, a 193 nm resist, a 157 nm resist, an extreme ultra-violet (EUV) resist, or a phenolic resin matrix with a diazonaphthoquinone sensitizer.
- EUV extreme ultra-violet
- the photo-resist layer is composed of a negative photo-resist material such as, but not limited to, poly-cis-isoprene and poly-vinyl-cinnamate.
- the mask 802 is a water-soluble mask layer.
- the water-soluble mask layer is readily dissolvable in an aqueous media.
- the water-soluble mask layer is composed of a material that is soluble in one or more of an alkaline solution, an acidic solution, or in deionized water.
- the water-soluble mask layer maintains its water solubility upon exposure to a heating process, such as heating approximately in the range of 50-160 degrees Celsius.
- the water-soluble mask layer is soluble in aqueous solutions following exposure to chamber conditions used in a laser and plasma etch singulation process.
- the water-soluble mask layer is composed of a material such as, but not limited to, polyvinyl alcohol, polyacrylic acid, dextran, polymethacrylic acid, polyethylene imine, or polyethylene oxide.
- the water-soluble mask layer has an etch rate in an aqueous solution approximately in the range of 1-15 microns per minute and, more particularly, approximately 1.3 microns per minute.
- the mask 802 is a UV-curable mask layer.
- the mask layer has a susceptibility to UV light that reduces an adhesiveness of the UV-curable layer by at least approximately 80%.
- the UV layer is composed of polyvinyl chloride or an acrylic-based material.
- the UV-curable layer is composed of a material or stack of materials with an adhesive property that weakens upon exposure to UV light.
- the UV-curable adhesive film is sensitive to approximately 365 nm UV light. In one such embodiment, this sensitivity enables use of LED light to perform a cure.
- the semiconductor wafer or substrate 804 is composed of a material suitable to withstand a fabrication process and upon which semiconductor processing layers may suitably be disposed.
- semiconductor wafer or substrate 804 is composed of a group IV-based material such as, but not limited to, crystalline silicon, germanium or silicon/germanium.
- providing semiconductor wafer 804 includes providing a monocrystalline silicon substrate.
- the monocrystalline silicon substrate is doped with impurity atoms.
- semiconductor wafer or substrate 804 is composed of a material such as, e.g., a material substrate used in the fabrication of light emitting diodes (LEDs).
- LEDs light emitting diodes
- the semiconductor wafer or substrate 804 has a thickness of approximately 300 microns or less.
- a bulk single-crystalline silicon substrate is thinned from the backside prior to being affixed to the die attach film 816 .
- the thinning may be performed by a backside grind process.
- the bulk single-crystalline silicon substrate is thinned to a thickness approximately in the range of 50-300 microns. It is important to note that, in an embodiment, the thinning is performed prior to a laser ablation and plasma etch dicing process.
- the die attach film 816 (or any suitable substitute capable of bonding a thinned or thin wafer or substrate to the substrate carrier 814 ) has a thickness of approximately 20 microns.
- the semiconductor wafer or substrate 804 has disposed thereon or therein, as a portion of the integrated circuits 806 , an array of semiconductor devices.
- semiconductor devices include, but are not limited to, memory devices or complimentary metal-oxide-semiconductor (CMOS) transistors fabricated in a silicon substrate and encased in a dielectric layer.
- CMOS complimentary metal-oxide-semiconductor
- a plurality of metal interconnects may be formed above the devices or transistors, and in surrounding dielectric layers, and may be used to electrically couple the devices or transistors to form the integrated circuits 806 .
- Materials making up the streets 807 may be similar to or the same as those materials used to form the integrated circuits 806 .
- streets 807 may be composed of layers of dielectric materials, semiconductor materials, and metallization.
- one or more of the streets 807 includes test devices similar to the actual devices of the integrated circuits 806 .
- the mask 802 is patterned with a laser scribing process to provide a patterned mask 808 with gaps 810 , exposing regions of the semiconductor wafer or substrate 804 between the integrated circuits 806 .
- the laser scribing process is a femtosecond-based laser scribing process. The laser scribing process is used to remove the material of the streets 807 originally formed between the integrated circuits 806 .
- patterning the mask 802 with the laser scribing process includes forming trenches 812 partially into the regions of the semiconductor wafer 804 between the integrated circuits 806 , as is depicted in FIG. 8B .
- patterning the mask 802 with the laser scribing process includes using a laser having a pulse width in the femtosecond range.
- a laser with a wavelength in the visible spectrum plus the ultra-violet (UV) and infra-red (IR) ranges (totaling a broadband optical spectrum) may be used to provide a femtosecond-based laser, i.e., a laser with a pulse width on the order of the femtosecond (10 ⁇ 15 seconds).
- ablation is not, or is essentially not, wavelength dependent and is thus suitable for complex films such as films of the mask 802 , the streets 807 and, possibly, a portion of the semiconductor wafer or substrate 804 .
- Laser parameters selection may be critical to developing a successful laser scribing and dicing process that minimizes chipping, microcracks and delamination in order to achieve clean laser scribe cuts.
- many functional layers of different material types e.g., conductors, insulators, semiconductors
- thicknesses are typically disposed thereon.
- Such materials may include, but are not limited to, organic materials such as polymers, metals, or inorganic dielectrics such as silicon dioxide and silicon nitride.
- a laser ablation process may cause delamination issues.
- a laser penetrate through high bandgap energy dielectrics (such as silicon dioxide with an approximately of 9 eV bandgap) without measurable absorption.
- the laser energy may be absorbed in an underlying metal or silicon layer, causing significant vaporization of the metal or silicon layers. The vaporization may generate high pressures to lift-off the overlying silicon dioxide dielectric layer and potentially causing severe interlayer delamination and microcracking.
- ionization of the dielectric materials may need to occur such that they behave similar to a conductive material by strongly absorbing photons.
- the absorption may block a majority of the laser energy from penetrating through to underlying silicon or metal layers before ultimate ablation of the dielectric layer.
- ionization of inorganic dielectrics is feasible when the laser intensity is sufficiently high to initiate photon-ionization and impact ionization in the inorganic dielectric materials.
- suitable femtosecond-based laser processes are characterized by a high peak intensity (irradiance) that usually leads to nonlinear interactions in various materials.
- the femtosecond laser sources have a pulse width approximately in the range of 10 femtoseconds to 500 femtoseconds, although preferably in the range of 100 femtoseconds to 400 femtoseconds.
- the femtosecond laser sources have a wavelength approximately in the range of 1570 nanometers to 200 nanometers, although preferably in the range of 540 nanometers to 250 nanometers.
- the laser and corresponding optical system provide a focal spot at the work surface approximately in the range of 3 microns to 15 microns, though preferably approximately in the range of 5 microns to 10 microns.
- the spacial beam profile at the work surface may be a single mode (Gaussian) or have a shaped top-hat profile.
- the laser source has a pulse repetition rate approximately in the range of 200 kHz to 10 MHz, although preferably approximately in the range of 500 kHz to 5 MHz.
- the laser source delivers pulse energy at the work surface approximately in the range of 0.5 uJ to 100 uJ, although preferably approximately in the range of 1 uJ to 5 uJ.
- the laser scribing process runs along a work piece surface at a speed approximately in the range of 500 mm/sec to 5 m/sec, although preferably approximately in the range of 600 mm/sec to 2 m/sec.
- the scribing process may be run in single pass only, or in multiple passes, but, in an embodiment, preferably 1-2 passes.
- the scribing depth in the work piece is approximately in the range of 5 microns to 50 microns deep, preferably approximately in the range of 10 microns to 20 microns deep.
- the laser may be applied either in a train of single pulses at a given pulse repetition rate or a train of pulse bursts.
- the kerf width of the laser beam generated is approximately in the range of 2 microns to 15 microns, although in silicon wafer scribing/dicing preferably approximately in the range of 6 microns to 10 microns, measured at the device/silicon interface.
- Laser parameters may be selected with benefits and advantages such as providing sufficiently high laser intensity to achieve ionization of inorganic dielectrics (e.g., silicon dioxide) and to minimize delamination and chipping caused by underlayer damage prior to direct ablation of inorganic dielectrics. Also, parameters may be selected to provide meaningful process throughput for industrial applications with precisely controlled ablation width (e.g., kerf width) and depth. As described above, a femtosecond-based laser is far more suitable to providing such advantages, as compared with picosecond-based and nanosecond-based laser ablation processes. However, even in the spectrum of femtosecond-based laser ablation, certain wavelengths may provide better performance than others.
- inorganic dielectrics e.g., silicon dioxide
- parameters may be selected to provide meaningful process throughput for industrial applications with precisely controlled ablation width (e.g., kerf width) and depth.
- ablation width e.g., kerf width
- a femtosecond-based laser is far more
- a femtosecond-based laser process having a wavelength closer to or in the UV range provides a cleaner ablation process than a femtosecond-based laser process having a wavelength closer to or in the IR range.
- a femtosecond-based laser process suitable for semiconductor wafer or substrate scribing is based on a laser having a wavelength of approximately less than or equal to 540 nanometers.
- pulses of approximately less than or equal to 400 femtoseconds of the laser having the wavelength of approximately less than or equal to 540 nanometers are used.
- dual laser wavelengths e.g., a combination of an IR laser and a UV laser
- the substrate carrier 814 and supported semiconductor wafer or substrate 804 is transferred to an etch chamber using a supporting transfer arm.
- the transfer arm is the same arm as described below in association with operation 712 .
- the transfer arm is a cooling transfer arm, and may be used to reduce a temperature of the dicing tape and/or tape frame of a substrate carrier prior to etch processing.
- the tape frame and the supported semiconductor wafer or substrate 804 of the substrate carrier 814 is supported by a cooling pedestal.
- a supporting transfer arm of optional operation 706 is used to transfer the supported semiconductor wafer or substrate 804 of the substrate carrier 814 to the cooling pedestal.
- a cooling pedestal as described above in association with FIG. 4 is used to support the tape frame and semiconductor wafer or substrate 804 of the substrate carrier 814 below a shadow mask.
- the shadow mask is a low contact shadow mask.
- the cooling is achieved from below the substrate and tape frame by flowing a coolant through both an RF-powered chuck and RF-isolated support of the cooling pedestal.
- a portion of the substrate carrier 814 is covered with an actively-cooled shadow ring in preparation for an etch portion of the dicing process.
- the actively-cooled shadow ring is included in a plasma etching chamber.
- etching the semiconductor wafer 804 includes etching to extend the trenches 812 formed with the laser scribing process and to ultimately etch entirely through semiconductor wafer or substrate 804 , as depicted in FIG. 8C .
- the substrate carrier 814 and the supported now diced semiconductor wafer or substrate 804 are transferred out of the etch chamber using a supporting transfer arm (a portion of which is shown as 899 in FIG. 8C ).
- the transfer arm may be a supporting transfer arm such as described in association with FIGS. 2 and 3A-3C .
- the transfer arm 899 supports the dicing tape 814 and supported dies 806 and, in an embodiment, prevents potentially dangerous sagging of a processed dicing tape 814 .
- transferring the substrate carrier from the processing region of the etch chamber involves cooling the dicing tape by passively cooling the transfer arm.
- transferring the substrate carrier from the processing region of the etch chamber involves cooling the dicing tape by actively cooling the transfer arm.
- the active cooling of the transfer arm involves flowing a cooling gas in grooves formed in a surface of the transfer arm, at least a portion of which supports the dicing tape.
- the active cooling of the transfer arm involves flowing a cooling fluid in internal channels of the transfer arm below the region where the dicing tape rests during carrier transfer.
- etching the semiconductor wafer or substrate 804 includes using a plasma etching process.
- a through-silicon via type etch process is used.
- the etch rate of the material of semiconductor wafer or substrate 804 is greater than 25 microns per minute.
- An ultra-high-density plasma source may be used for the plasma etching portion of the die singulation process.
- An example of a process chamber suitable to perform such a plasma etch process is the Applied Centura® SilviaTM Etch system available from Applied Materials of Sunnyvale, Calif., USA.
- the Applied Centura® SilviaTM Etch system combines the capacitive and inductive RF coupling, which gives much more independent control of the ion density and ion energy than was possible with the capacitive coupling only, even with the improvements provided by magnetic enhancement.
- the combination enables effective decoupling of the ion density from ion energy, so as to achieve relatively high density plasmas without the high, potentially damaging, DC bias levels, even at very low pressures.
- An exceptionally wide process window results.
- any plasma etch chamber capable of etching silicon may be used.
- a deep silicon etch is used to etch a single crystalline silicon substrate or wafer 804 at an etch rate greater than approximately 40% of conventional silicon etch rates while maintaining essentially precise profile control and virtually scallop-free sidewalls.
- a through-silicon via type etch process is used. The etch process is based on a plasma generated from a reactive gas, which generally a fluorine-based gas such as SF 6 , C 4 F 8 , CHF 3 , XeF 2 , or any other reactant gas capable of etching silicon at a relatively fast etch rate.
- a Bosch process is used which involves formation of a scalloped profile.
- singulation may further include patterning of die attach film 816 .
- die attach film 816 is patterned by a technique such as, but not limited to, laser ablation, dry (plasma) etching or wet etching.
- the die attach film 816 is patterned in sequence following the laser scribe and plasma etch portions of the singulation process to provide die attach film portions 818 , as depicted in FIG. 8C .
- the patterned mask 808 is removed after the laser scribe and plasma etch portions of the singulation process, as is also depicted in FIG. 8C .
- the patterned mask 808 may be removed prior to, during, or following patterning of the die attach film 816 .
- the semiconductor wafer or substrate 804 is etched while supported by the substrate carrier 814 .
- the die attach film 816 is also patterned while disposed on the substrate carrier 814 .
- the substrate carrier may be supported by an etch cathode or cooling pedestal or chuck.
- a supporting transfer arm 899 is used for support and possible additional cooling during transfer of the singulated sample to the outside of the etch chamber for die picking.
- wafer dicing may be preformed by initial laser ablation through a mask, through wafer streets (including metallization), and partially into a silicon substrate.
- the laser pulse width may be selected in the femtosecond range.
- Die singulation may then be completed by subsequent through-silicon deep plasma etching.
- a supporting transfer arm which may be cooled, is used to transfer the diced product out of the etch chamber.
- a cooling pedestal is implemented during the etch portion of the dicing process.
- an actively-cooled shadow ring is implemented during the etch portion of the dicing process.
- removal of exposed portions of the die attach film may be performed to provide singulated integrated circuits, each having a portion of a die attach film thereon.
- the individual integrated circuits, including die attach film portions may then be removed from the substrate carrier 814 , e.g., in a die-pick process.
- the singulated integrated circuits are removed from the substrate carrier 814 for packaging.
- the patterned die attach film 818 is retained on the backside of each integrated circuit and included in the final packaging.
- the patterned die attach film 814 is removed during or subsequent to the singulation process.
- FIG. 9 illustrates a block diagram of a tool layout for laser and plasma dicing of wafers or substrates, in accordance with an embodiment of the present invention.
- a process tool 900 includes a factory interface 902 (FI) having a plurality of load locks 904 coupled therewith.
- a cluster tool 906 is coupled with the factory interface 902 .
- the cluster tool 906 includes one or more plasma etch chambers, such as plasma etch chamber 908 .
- a laser scribe apparatus 910 is also coupled to the factory interface 902 .
- the overall footprint of the process tool 900 may be, in one embodiment, approximately 3500 millimeters (3.5 meters) by approximately 3800 millimeters (3.8 meters), as depicted in FIG. 9 .
- the process tool 900 also includes a transfer chamber 999 .
- the laser scribe apparatus 910 houses a femtosecond-based laser.
- the femtosecond-based laser may be suitable for performing a laser ablation portion of a hybrid laser and etch singulation process, such as the laser abalation processes described above.
- a moveable stage is also included in laser scribe apparatus 900 , the moveable stage configured for moving a wafer or substrate (or a carrier thereof) relative to the femtosecond-based laser.
- the femtosecond-based laser is also moveable.
- the overall footprint of the laser scribe apparatus 910 may be, in one embodiment, approximately 2240 millimeters by approximately 1270 millimeters, as depicted in FIG. 9 .
- the one or more plasma etch chambers 908 is configured for etching a wafer or substrate through the gaps in a patterned mask to singulate a plurality of integrated circuits.
- the one or more plasma etch chambers 908 is configured to perform a deep silicon etch process.
- the one or more plasma etch chambers 908 is an Applied Centura® SilviaTM Etch system, available from Applied Materials of Sunnyvale, Calif., USA.
- the etch chamber may be specifically designed for a deep silicon etch used to create singulate integrated circuits housed on or in single crystalline silicon substrates or wafers.
- a high-density plasma source is included in the plasma etch chamber 908 to facilitate high silicon etch rates.
- more than one etch chamber is included in the cluster tool 906 portion of process tool 900 to enable high manufacturing throughput of the singulation or dicing process.
- one or more of the etch chambers further includes a cooling pedestal and/or an actively-cooled shadow ring.
- the transfer chamber 999 is equipped with supporting transfer arm.
- the transfer arm is for supporting a substantial portion of a dicing tape of a substrate carrier and is configured to transfer a sample from a cathode assembly following an etch singulation process.
- the transfer arm is a passively cooled transfer arm (e.g., by first contacting to a cooled chamber wall).
- the transfer arm is an actively cooled transfer arm.
- the actively cooled transfer arm includes grooves formed in a supporting surface of the transfer arm, the grooves for flowing a cooling gas therein.
- the actively cooled transfer arm includes internal channels for flowing a cooling fluid there through.
- the factory interface 902 may be a suitable atmospheric port to interface between an outside manufacturing facility with laser scribe apparatus 910 and cluster tool 906 .
- the factory interface 902 may include robots with arms or blades for transferring wafers (or carriers thereof) from storage units (such as front opening unified pods) into either cluster tool 906 or laser scribe apparatus 910 , or both.
- Cluster tool 906 may include other chambers suitable for performing functions in a method of singulation.
- a deposition chamber 912 in place of an additional etch chamber, is included.
- the deposition chamber 912 may be configured for mask deposition on or above a device layer of a wafer or substrate prior to laser scribing of the wafer or substrate.
- the deposition chamber 912 is suitable for depositing a water soluble mask layer.
- a wet/dry station 914 is included in place of an additional etch chamber.
- the wet/dry station may be suitable for cleaning residues and fragments, or for removing a water soluble mask, subsequent to a laser scribe and plasma etch singulation process of a substrate or wafer.
- a metrology station is also included as a component of process tool 900 .
- a singulation process is accommodated in a system 900 sized to receive a substrate carrier such as the substrate carrier 100 of FIG. 1A .
- a system such as system 900 can accommodate a wafer frame without impact on the system footprint that is otherwise sized to accommodate a substrate or wafer not supported by a substrate carrier.
- such a processing system is sized to accommodate 300 millimeter-in-diameter wafers or substrates.
- the same system can accommodate a wafer carrier approximately 380 millimeters in width by 380 millimeters in length, as depicted in FIG. 1 .
- systems may be designed to handle 450 millimeter wafers or substrate or, more particularly, 450 millimeter wafer or substrate carriers.
- Embodiments of the present invention may be provided as a computer program product, or software, that may include a machine-readable medium having stored thereon instructions, which may be used to program a computer system (or other electronic devices) to perform a process according to embodiments of the present invention.
- the computer system is coupled with process tool 900 described in association with FIG. 9 or with etch chamber 600 described in association with FIG. 6 .
- a machine-readable medium includes any mechanism for storing or transmitting information in a form readable by a machine (e.g., a computer).
- a machine-readable (e.g., computer-readable) medium includes a machine (e.g., a computer) readable storage medium (e.g., read only memory (“ROM”), random access memory (“RAM”), magnetic disk storage media, optical storage media, flash memory devices, etc.), a machine (e.g., computer) readable transmission medium (electrical, optical, acoustical or other form of propagated signals (e.g., infrared signals, digital signals, etc.)), etc.
- FIG. 10 illustrates a diagrammatic representation of a machine in the exemplary form of a computer system 1000 within which a set of instructions, for causing the machine to perform any one or more of the methodologies described herein, may be executed.
- the machine may be connected (e.g., networked) to other machines in a Local Area Network (LAN), an intranet, an extranet, or the Internet.
- LAN Local Area Network
- the machine may operate in the capacity of a server or a client machine in a client-server network environment, or as a peer machine in a peer-to-peer (or distributed) network environment.
- the machine may be a personal computer (PC), a tablet PC, a set-top box (STB), a Personal Digital Assistant (PDA), a cellular telephone, a web appliance, a server, a network router, switch or bridge, or any machine capable of executing a set of instructions (sequential or otherwise) that specify actions to be taken by that machine.
- PC personal computer
- PDA Personal Digital Assistant
- STB set-top box
- WPA Personal Digital Assistant
- the exemplary computer system 1000 includes a processor 1002 , a main memory 1004 (e.g., read-only memory (ROM), flash memory, dynamic random access memory (DRAM) such as synchronous DRAM (SDRAM) or Rambus DRAM (RDRAM), etc.), a static memory 1006 (e.g., flash memory, static random access memory (SRAM), etc.), and a secondary memory 1018 (e.g., a data storage device), which communicate with each other via a bus 1030 .
- main memory 1004 e.g., read-only memory (ROM), flash memory, dynamic random access memory (DRAM) such as synchronous DRAM (SDRAM) or Rambus DRAM (RDRAM), etc.
- DRAM dynamic random access memory
- SDRAM synchronous DRAM
- RDRAM Rambus DRAM
- static memory 1006 e.g., flash memory, static random access memory (SRAM), etc.
- secondary memory 1018 e.g., a data storage device
- Processor 1002 represents one or more general-purpose processing devices such as a microprocessor, central processing unit, or the like. More particularly, the processor 1002 may be a complex instruction set computing (CISC) microprocessor, reduced instruction set computing (RISC) microprocessor, very long instruction word (VLIW) microprocessor, processor implementing other instruction sets, or processors implementing a combination of instruction sets. Processor 1002 may also be one or more special-purpose processing devices such as an application specific integrated circuit (ASIC), a field programmable gate array (FPGA), a digital signal processor (DSP), network processor, or the like. Processor 1002 is configured to execute the processing logic 1026 for performing the operations described herein.
- ASIC application specific integrated circuit
- FPGA field programmable gate array
- DSP digital signal processor
- the computer system 1000 may further include a network interface device 1008 .
- the computer system 1000 also may include a video display unit 1010 (e.g., a liquid crystal display (LCD), a light emitting diode display (LED), or a cathode ray tube (CRT)), an alphanumeric input device 1012 (e.g., a keyboard), a cursor control device 1014 (e.g., a mouse), and a signal generation device 1016 (e.g., a speaker).
- a video display unit 1010 e.g., a liquid crystal display (LCD), a light emitting diode display (LED), or a cathode ray tube (CRT)
- an alphanumeric input device 1012 e.g., a keyboard
- a cursor control device 1014 e.g., a mouse
- a signal generation device 1016 e.g., a speaker
- the secondary memory 1018 may include a machine-accessible storage medium (or more specifically a computer-readable storage medium) 1032 on which is stored one or more sets of instructions (e.g., software 1022 ) embodying any one or more of the methodologies or functions described herein.
- the software 1022 may also reside, completely or at least partially, within the main memory 1004 and/or within the processor 1002 during execution thereof by the computer system 1000 , the main memory 1004 and the processor 1002 also constituting machine-readable storage media.
- the software 1022 may further be transmitted or received over a network 1020 via the network interface device 1008 .
- machine-accessible storage medium 1032 is shown in an exemplary embodiment to be a single medium, the term “machine-readable storage medium” should be taken to include a single medium or multiple media (e.g., a centralized or distributed database, and/or associated caches and servers) that store the one or more sets of instructions.
- the term “machine-readable storage medium” shall also be taken to include any medium that is capable of storing or encoding a set of instructions for execution by the machine and that cause the machine to perform any one or more of the methodologies of the present invention.
- the term “machine-readable storage medium” shall accordingly be taken to include, but not be limited to, solid-state memories, and optical and magnetic media.
- a machine-accessible storage medium has instructions stored thereon which cause a data processing system to perform a method of dicing a semiconductor wafer having a plurality of integrated circuits.
- the method involves providing the semiconductor wafer on a substrate carrier, the substrate carrier having a dicing tape supporting the semiconductor wafer and a tape frame disposed above and surrounding the dicing tape.
- the method also involves providing a patterned mask above the semiconductor wafer, the patterned mask covering and protecting the integrated circuits and exposing regions of the semiconductor wafer between the integrated circuits.
- the method also involves transferring the substrate carrier having the semiconductor wafer thereon to a processing region of an etch chamber.
- the method also involves plasma etching the semiconductor wafer through the gaps in the patterned mask to singulate the integrated circuits.
- the method also involves transferring the substrate carrier having the singulated integrated circuits thereon from the processing region of the etch chamber using a transfer arm that supports a substantial portion of the dicing tape of the substrate carrier.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Plasma & Fusion (AREA)
- Chemical & Material Sciences (AREA)
- Robotics (AREA)
- Analytical Chemistry (AREA)
- Inorganic Chemistry (AREA)
- Mechanical Engineering (AREA)
- Dicing (AREA)
- Drying Of Semiconductors (AREA)
- Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
Abstract
Methods of and apparatuses for dicing semiconductor wafers, each wafer having a plurality of integrated circuits, are described. In an example, a plasma etch apparatus includes a plasma etch chamber. The plasma etch chamber includes a plasma source disposed in an upper region of the plasma etch chamber, a cathode assembly disposed below the plasma source, and a support pedestal for supporting a substrate carrier below the plasma source. The plasma etch apparatus also includes a transfer chamber coupled to the plasma etch chamber. The transfer chamber includes a transfer arm for supporting a substantial portion of a dicing tape of the substrate carrier, the transfer arm configured to transfer a sample from the support pedestal following an etch singulation process.
Description
- This application is a divisional of U.S. patent application Ser. No. 14/536,318, filed on Nov. 7, 2014, the entire contents of which are hereby incorporated by reference herein.
- Embodiments of the present invention pertain to the field of semiconductor processing and, in particular, to methods of dicing semiconductor wafers, each wafer having a plurality of integrated circuits thereon.
- In semiconductor wafer processing, integrated circuits are formed on a wafer (also referred to as a substrate) composed of silicon or other semiconductor material. In general, layers of various materials which are either semiconducting, conducting or insulating are utilized to form the integrated circuits. These materials are doped, deposited and etched using various well-known processes to form integrated circuits. Each wafer is processed to form a large number of individual regions containing integrated circuits known as dies.
- Following the integrated circuit formation process, the wafer is “diced” to separate the individual die from one another for packaging or for use in an unpackaged form within larger circuits. The two main techniques that are used for wafer dicing are scribing and sawing. With scribing, a diamond tipped scribe is moved across the wafer surface along pre-formed scribe lines. These scribe lines extend along the spaces between the dies. These spaces are commonly referred to as “streets.” The diamond scribe forms shallow scratches in the wafer surface along the streets. Upon the application of pressure, such as with a roller, the wafer separates along the scribe lines. The breaks in the wafer follow the crystal lattice structure of the wafer substrate. Scribing can be used for wafers that are about 10 mils (thousandths of an inch) or less in thickness. For thicker wafers, sawing is presently the preferred method for dicing.
- With sawing, a diamond tipped saw rotating at high revolutions per minute contacts the wafer surface and saws the wafer along the streets. The wafer is mounted on a supporting member such as an adhesive film stretched across a film frame and the saw is repeatedly applied to both the vertical and horizontal streets. One problem with either scribing or sawing is that chips and gouges can form along the severed edges of the dies. In addition, cracks can form and propagate from the edges of the dies into the substrate and render the integrated circuit inoperative. Chipping and cracking are particularly a problem with scribing because only one side of a square or rectangular die can be scribed in the <110> direction of the crystalline structure. Consequently, cleaving of the other side of the die results in a jagged separation line. Because of chipping and cracking, additional spacing is required between the dies on the wafer to prevent damage to the integrated circuits, e.g., the chips and cracks are maintained at a distance from the actual integrated circuits. As a result of the spacing requirements, not as many dies can be formed on a standard sized wafer and wafer real estate that could otherwise be used for circuitry is wasted. The use of a saw exacerbates the waste of real estate on a semiconductor wafer. The blade of the saw is approximate 15 microns thick. As such, to insure that cracking and other damage surrounding the cut made by the saw does not harm the integrated circuits, fifty to one hundred microns often must separate the circuitry of each of the dies. Furthermore, after cutting, each die requires substantial cleaning to remove particles and other contaminants that result from the sawing process.
- Plasma dicing has also been used, but may have limitations as well. For example, one limitation hampering implementation of plasma dicing may be cost. A standard lithography operation for patterning resist may render implementation cost prohibitive. Another limitation possibly hampering implementation of plasma dicing is that plasma processing of commonly encountered metals (e.g., copper) in dicing along streets can create production issues or throughput limits.
- Embodiments of the present invention include methods of dicing semiconductor wafers, each wafer having a plurality of integrated circuits thereon.
- In an embodiment, a method of dicing a semiconductor wafer having a plurality of integrated circuits involves providing the semiconductor wafer on a substrate carrier, the substrate carrier having a dicing tape supporting the semiconductor wafer and a tape frame disposed above and surrounding the dicing tape. The method also involves providing a patterned mask above the semiconductor wafer, the patterned mask covering and protecting the integrated circuits and exposing regions of the semiconductor wafer between the integrated circuits. The method also involves transferring the substrate carrier having the semiconductor wafer thereon to a processing region of an etch chamber. The method also involves plasma etching the semiconductor wafer through the gaps in the patterned mask to singulate the integrated circuits. The method also involves transferring the substrate carrier having the singulated integrated circuits thereon from the processing region of the etch chamber using a transfer arm that supports a substantial portion of the dicing tape of the substrate carrier.
- In another embodiment, a plasma etch apparatus includes a plasma etch chamber. The plasma etch chamber includes a plasma source disposed in an upper region of the plasma etch chamber, a cathode assembly disposed below the plasma source, and a support pedestal for supporting a substrate carrier below the plasma source. The plasma etch apparatus also includes a transfer chamber coupled to the plasma etch chamber. The transfer chamber includes a transfer arm for supporting a substantial portion of a dicing tape of the substrate carrier, the transfer arm configured to transfer a sample from the support pedestal following an etch singulation process.
- In another embodiment, a method of dicing a semiconductor wafer having a plurality of integrated circuits involves forming a mask above the semiconductor wafer, the mask including a layer covering and protecting the integrated circuits. The method also involves patterning the mask with a laser scribing process to provide a patterned mask with gaps, exposing regions of the semiconductor wafer between the integrated circuits. The method also involves loading the semiconductor wafer on a substrate carrier, the substrate carrier having a dicing tape supporting the semiconductor wafer and a tape frame disposed above and surrounding the dicing tape. The method also involves transferring the substrate carrier having the semiconductor wafer thereon to a processing region of an etch chamber. The method also involves plasma etching the semiconductor wafer through the gaps in the patterned mask to singulate the integrated circuits. The method also involves transferring the substrate carrier having the singulated integrated circuits thereon from the processing region of the etch chamber using a transfer arm that supports a substantial portion of the dicing tape of the substrate carrier.
-
FIG. 1A illustrates a top plan view of a semiconductor wafer to be diced on a substrate carrier. -
FIG. 1B illustrates a cross-sectional view of a diced semiconductor wafer on an unsupported substrate carrier. -
FIG. 2 illustrates a top plan view of a semiconductor wafer to be diced or that has been diced on a substrate carrier supported by a transfer arm, in accordance with an embodiment of the present invention. -
FIG. 3A illustrates a cross-sectional view of a semiconductor wafer to be diced or that has been diced on a substrate carrier supported by a transfer arm, in accordance with an embodiment of the present invention. -
FIG. 3B illustrates a cross-sectional view of a semiconductor wafer to be diced or that has been diced on a substrate carrier supported by an actively-cooled transfer arm, in accordance with an embodiment of the present invention. -
FIG. 3C illustrates a cross-sectional view of a semiconductor wafer to be diced or that has been diced on a substrate carrier supported by another actively-cooled transfer arm, in accordance with another embodiment of the present invention. -
FIG. 4 illustrates a cathode assembly for a plasma processing chamber, the cathode assembly including a cooling pedestal, in accordance with an embodiment of the present invention. -
FIG. 5 illustrates an angled view of an actively-cooled shadow ring for heat dissipation in a plasma chamber with relative positioning to an etch cathode shown and relative sizing to a wafer support shown, in accordance with an embodiment of the present invention. -
FIG. 6 illustrates a cross-sectional view of an etch reactor, in accordance with an embodiment of the present invention. -
FIG. 7 is a Flowchart representing operations in a method of dicing a semiconductor wafer including a plurality of integrated circuits, in accordance with an embodiment of the present invention. -
FIG. 8A illustrates a cross-sectional view of a semiconductor wafer including a plurality of integrated circuits during performing of a method of dicing the semiconductor wafer, corresponding tooperation 702 of the Flowchart ofFIG. 7 , in accordance with an embodiment of the present invention. -
FIG. 8B illustrates a cross-sectional view of a semiconductor wafer including a plurality of integrated circuits during performing of a method of dicing the semiconductor wafer, corresponding tooperation 704 of the Flowchart ofFIG. 7 , in accordance with an embodiment of the present invention. -
FIG. 8C illustrates a cross-sectional view of a semiconductor wafer including a plurality of integrated circuits during performing of a method of dicing the semiconductor wafer, corresponding tooperation 710 of the Flowchart ofFIG. 7 , in accordance with an embodiment of the present invention. -
FIG. 9 illustrates a block diagram of a tool layout for laser and plasma dicing of wafers or substrates, in accordance with an embodiment of the present invention. -
FIG. 10 illustrates a block diagram of an exemplary computer system, in accordance with an embodiment of the present invention. - Methods of and apparatuses for dicing semiconductor wafers, each wafer having a plurality of integrated circuits thereon, are described. In the following description, numerous specific details are set forth, such as transfer arms for substrate carriers supporting thin wafers, scribing and plasma etching conditions and material regimes, in order to provide a thorough understanding of embodiments of the present invention. It will be apparent to one skilled in the art that embodiments of the present invention may be practiced without these specific details. In other instances, well-known aspects, such as integrated circuit fabrication, are not described in detail in order to not unnecessarily obscure embodiments of the present invention. Furthermore, it is to be understood that the various embodiments shown in the Figures are illustrative representations and are not necessarily drawn to scale.
- One or more embodiments described herein are directed to dicing tape integrity and, possibly, thermal management via dicing tape support during transfer following a plasma dicing singulation process. One or more embodiments are directed to a plasma etching die singulation process or a hybrid laser scribing and plasma etching die singulation process.
- In an embodiment, a transfer arm is disclosed for film frame substrate handling during and, more particularly, subsequent to plasma singulation of wafers. To provide context, during or subsequent to plasma dicing of a wafer mounted on a tape frame, thermal management against dicing tape thermal damage or degradation can be critical to ensure successful plasma etch processing. Over-heating during plasma processing may lead to dicing tape cracking, burning or distortion, or lead to other issues such as adhesion degradation between the dicing tape and supporting frame. Such issues can result in failure of the etch process or catastrophic wafer damage. Furthermore, even if the dicing tape is maintained as whole, the integrity of the tape may be reduced. Post dicing transportation of a substrate carrier supporting singulated dies may thus prove problematic. One or more embodiments described herein address thermal management by providing suitable for transfer arm support of singulated dies on a dicing tape post singulation. In some embodiments, a supporting transfer arm is further equipped to remove a heat load from the dicing or carrier tape of a substrate carrier during post etching transfer.
- More generally, a substrate for dicing may be supported by a substrate carrier during at least the plasma etching portion of a die singulation process, e.g., of a hybrid laser ablation and plasma etching or a plasma only singulation scheme. For example,
FIG. 1A illustrates a top plan view of a semiconductor wafer to be diced on a substrate carrier. Referring toFIG. 1A , asubstrate carrier 100 includes a layer ofbacking tape 102 surrounded by a tape ring orframe 104. A wafer orsubstrate 106 is supported by thebacking tape 102 of thesubstrate carrier 100. The wafer orsubstrate 106 may be attached to thebacking tape 102 by a die attach film. Thetape ring 104 may be composed of stainless steel. -
FIG. 1B illustrates a cross-sectional view of a diced semiconductor wafer on an unsupported substrate carrier. Referring toFIG. 1B , thesubstrate 108 ofFIG. 1A has been singulated to provide individual integrated circuit dies 108. As part of the singulation operation, the dicingtape 102 may lose some of its integrity during plasma processing. As such, as depicted inFIG. 1B , since the integrity of the substrate is lost due to singulation and since the dicing tape integrity may be compromised, the dicing tape supporting the singulated dies may sag upon transfer from the etch chamber used for singulation. A potential detriment of the sagging dicing tape can occur if die corners touch and/or the tape permanently deforms which can lead to fails at die pick. - With reference again to
FIG. 1B , subsequent to plasma dicing of a thinned silicon wafer attached to a dicing frame by a dicing tape, a non-supporting transfer arm may be used to transport the singulated dies as still attached to the dicing tape. Since the tape may have been subjected to conditions that reduce the strength of the assembly, and since the dicing of the thin wafers may result in a weakening of the assembly, the individual dies attached to the tape may sag and result in damage to the singulated dies. - Turning now to
FIGS. 2 and 3A-3C , in accordance with one or more embodiments of the present invention, a transfer arm that supports a diced wafer on the tape is implemented for at least post etch transfer such that that the sagging of the dicing tape described in association withFIG. 1B is otherwise not permitted. In one such embodiment, the supporting transfer arm substantially supports the area of the tape where the singulated dies reside. In some embodiment, the supporting transfer arm is actively or passively cooled to accommodate detrimental effects of heating of the dicing tape during etch processing. -
FIG. 2 illustrates a top plan view of a semiconductor wafer to be diced or that has been diced on a substrate carrier supported by a transfer arm, in accordance with an embodiment of the present invention. Referring toFIG. 2 , the substrate carrier ofFIG. 1A is depicted. Thesubstrate carrier 100 includes a layer ofbacking tape 102 surrounded by a tape ring orframe 104. A wafer orsubstrate 106 is supported by thebacking tape 102 of thesubstrate carrier 100. With reference again toFIG. 2 , atransfer arm 202 with a supportingportion 200 is provided for transfer of thesubstrate carrier 100. As depicted and described in association withFIGS. 3A-3C , thesupport region 200 may have a raised perimeter to act as barrier to carrier slippage during transfer. - Referring again to
FIG. 2 , the transfer arm, and particularly the supportingportion 200 of thetransfer arm 202, is for supporting a substantial portion of the dicingtape 102 of thesubstrate carrier 102/104 from below the dicingtape 102. In an embodiment, thetransfer arm 202 is configured to transfer a sample from a cathode assembly following an etch singulation process. In an embodiment, the supportingportion 200 of thetransfer arm 202 directly supports greater than 80% of the surface area of dicingtape 102. In some embodiments, apertures such as transfer holes and/or cooling channels are formed through or in the surface of the supportingportion 200 of thetransfer arm 202 and, thus, not all of the dicingtape 102 is in direct contact with the supportingportion 200 of thetransfer arm 202. However, in other embodiments, all of the dicingtape 102 is in direct contact with the supportingportion 200 of thetransfer arm 202. - In an embodiment, at least the supporting
portion 200 of thetransfer arm 202 is a stainless steel transfer arm. In other embodiments, at least the supportingportion 200 of thetransfer arm 202 is composed of a non-conductive material. In an embodiment, the supportingportion 200 of thetransfer arm 200 is composed of a conductive material, while the arm portion oftransfer arm 202 is composed substantially of, or is coated by, a non-conductive material. In an embodiment, thetransfer arm 202 is coupled to a transfer robot housed in a transfer chamber coupled to an etch chamber. It is to be appreciated that only a portion of the arm oftransfer arm 202 is depicted inFIG. 2 (with the wavy break line indicating that the arm can extend well beyond the supporting portion 200). -
FIG. 3A illustrates a cross-sectional view of a semiconductor wafer to be diced or that has been diced on a substrate carrier supported by a transfer arm, in accordance with an embodiment of the present invention. Referring toFIG. 3A , a central cross-sectional view of the assembly ofFIG. 2 is depicted. Thesupport arm 202 havingsupport portion 200 below a substrate carrier can be seen from this view. The substrate carrier includes theframe 104,tape 102, and supported wafer orsubstrate 106. Also seen from this perspective, a substantial amount, if not all, of the bottom surface of the dicingtape 102 of the substrate carrier is supported by thesupport portion 200 of the supportingarm 202. Also seen from this perspective, a perimeter of thesupport portion 200 may be raised to provide a cavity for the substrate carrier, such that the substrate carrier does not fall from thesupport portion 200 during transfer or movement of thesupport arm 202. - In an embodiment, as described above, at least the
support portion 202 of thesupport arm 200 ofFIG. 3A may be a passively cooledsupport portion 200. In an exemplary embodiment, prior to supporting a substrate carrier, thesupport portion 200 of thesupport arm 202 may be contacted to a cooled chamber wall of an associated etch chamber. In other embodiments, however, at least thesupport portion 202 of thesupport arm 200 may be an actively cooledsupport portion 200, examples of which are described in association withFIGS. 3B and 3C . In any case, a cooled support arm may be used to cool a dicing tape (and possibly a supporting tape frame), a supported wafer, or both. - In a first example,
FIG. 3B illustrates a cross-sectional view of a semiconductor wafer to be diced or that has been diced on a substrate carrier supported by an actively-cooled transfer arm, in accordance with an embodiment of the present invention. - Referring to
FIG. 3B , the substrate carrier and transfer arm assembly described in association withFIG. 3A is depicted. However, additionally, at least thesupport portion 200 of thetransfer arm 202 is an actively-cooled support portion that includesgrooves 302 formed in a supporting surface of thesupport portion 200 of thetransfer arm 200. In one such embodiment, thegrooves 302 are for flowing a cooling gas therein, such as a helium cooling gas. The cooling gas can transfer away heat otherwise remaining in the dicingtape 102 following an etch process. Additionally, the cooling grooves can be used to cool a dicing tape prior to an etch process. - In a second example,
FIG. 3C illustrates a cross-sectional view of a semiconductor wafer to be diced or that has been diced on a substrate carrier supported by another actively-cooled transfer arm, in accordance with another embodiment of the present invention. - Referring to
FIG. 3C , the substrate carrier and transfer arm assembly described in association withFIG. 3A is depicted. However, additionally, at least thesupport portion 200 of thetransfer arm 202 is an actively-cooled support portion that includesinternal channel 304 formed in the body of thesupport portion 200 of thetransfer arm 200. In one such embodiment, theinternal channels 304 are for are for flowing a cooling fluid there through. Thechannels 304 may have one or more entrance openings and one or more exit openings and may form a pattern within the body of the support portion 200 (e.g., under the tape support region of the transfer arm 200) for cooling the region below thetape 102. The cooling fluid circulated through thechannels 304 can transfer away heat otherwise remaining in the dicingtape 102 following an etch process. Additionally, the cooling channels can be used to cool a dicing tape prior to an etch process. - In an embodiment, the
internal channels 304 are part of a heat transfer fluid loop thermally coupled to a heat sink (e.g., a chiller) to remove heat from the supportingportion 200 of thetransfer arm 202. A heat transfer liquid or gas (i.e., a cooling fluid or gas) may be used to circulate through the heat transfer fluid loop, including through theinternal channels 304. The heat transfer liquid may be any employed in the art, for example an anti-freeze or a perfluoropolyether known under the trade names of Fluorinert (3M, Inc.) or Galden (Solvey Solexis, Inc), e.g., Galden HT135 for operation in the range of 0° C.-20° C. - Advantages of a supporting transfer arm may include a more reliable etch process for die singulation and, in particular, a more robust post singulation transfer process. It is to be appreciated that industry-first wafer die singulation inside a plasma etch chamber faces many challenges. For example, a tape frame wafer carrier is not necessarily designed for a vacuum chamber or to accommodate the heat generated by plasma etching which can burn or make rigid the sticky flexible tape normally included within the tape frame. Burned and/or rigid tape frame tape resulting from processing in a plasma etch chamber can lead to a total loss of the entire completed wafer. Accordingly, one of the issues being faced at present the potential need to maintain cooling of the frame ring and flexible sticky tape while, or subsequent to, the wafer is/was heated by a plasma etch process.
- One or more embodiments described herein may address loss of dicing tape integrity following an etch process by supporting a weakened dicing tape during transfer out of an etch chamber. One or more embodiments may address removal of residual head from a dicing tape by using a passively or actively cooled supporting transfer arm during transfer of a substrate carrier out of an etch chamber post die singulation.
- In another aspect, prior to transferring a substrate carrier having singulated dies thereon with a supporting transfer arm, a cooled etch process may be used to ensure that the dicing tape does not substantially or detrimentally over heat during etch singulation. In one such case, a cooling pedestal may be used. As an exemplary implementation of a cooling pedestal,
FIG. 4 illustrates a cathode assembly for a plasma processing chamber, the cathode assembly including a cooling pedestal, in accordance with an embodiment of the present invention. - Referring to
FIG. 4 , acathode assembly 400 includes acathode base 402. Thecathode base 402 is an isolated base that is conductive and grounded (i.e., coupled to ground, as depicted inFIG. 4 ). In one embodiment, thecathode base 402 is not coupled to radio frequency (RF) power, but has anopening 404 for an RF rod 406 (which may be RF hot) to pass there through. The resulting assembly may be referred to as a split cathode assembly. In an embodiment, thecathode assembly 400 is housed in a chamber body 499 (a portion of which is shown), such as a chamber body of a plasma processing chamber. - An
insulator 408 separates thecathode base 402 from an RF-powered chuck 410 (e.g., RF power supplied as high frequency AC from RF rod 406). In one embodiment, the RF-poweredchuck 410 is an electrostatic chuck (ESC) dielectric pedestal (which may be a high voltage DC pedestal, as depicted inFIG. 4 ). In an embodiment, the RF-poweredchuck 410 includes cooling channels on a substrate supporting surface thereof, such as helium (He) cooling channels thereon, an indication of which is labeled generically inFIG. 4 . - An RF-isolated
support 412 surrounds but is isolated from the RF-poweredchuck 410. In one embodiment, the RF-isolatedsupport 412 is not coupled to an RF source, either directly or indirectly. In one embodiment, the RF-isolatedsupport 412 is isolated from the RF-poweredchuck 410 byinsulator 414. In one embodiment, the RF-isolatedsupport 412 is composed of aluminum and is conductive. In an embodiment, the RF-isolatedsupport 412 is a cooling ring and is grounded (e.g., to semi ground) so that plasma is not generated from its surface during a plasma processing operation. In one embodiment, the RF-isolatedsupport 412 is also isolated from thecathode base 402 by theinsulator 408 and, thus, a resistive path (R) is between the RF-isolatedsupport 412 and thecathode base 402, as is depicted inFIG. 4 . - In an embodiment, the RF-isolated
support 412 and the RF-poweredchuck 410 are together sized to accommodate asubstrate carrier 430. For example, in one embodiment, thesubstrate carrier 430 hasframe 432 and tape (which may have exposed portions 434) and a substrate supporting region for supporting asubstrate 436. In a particular embodiment, as depicted inFIG. 4 , the RF-isolatedsupport 412 is sized to accommodate substantially all of theframe 432 portion of thesubstrate carrier 430, while the RF-poweredchuck 410 is sized to accommodate substantially all of the substrate supporting region of thesubstrate carrier 430. - However, it is to be appreciated that variations in relative supporting regions of the RF-isolated
support 412 and the RF-poweredchuck 410 may be suitable for applications described herein, e.g., the RF-isolatedsupport 412 may further contact a portion of the exposedtape 434 in addition to contacting thecarrier frame 432. In a particular embodiment, thecathode assembly 400 including the RF-isolatedsupport 412 and the RF-poweredchuck 410 can be referred to as a cooling pedestal that provides RF isolation for a tape frame supporting a 300 mm wafer in a dual plasma system (DPS). - The
cathode assembly 400 includes a heattransfer fluid loop 416. The heattransfer fluid loop 416 includeschannels 418 in the RF-isolatedsupport 412 andchannels 420 in the RF-powered chuck 410 (only illustrative channels shown inFIG. 4 ). Accordingly, in one embodiment, both the RF-isolatedsupport 412 and the RF-poweredchuck 410 are liquid cooled. In an embodiment, as depicted, the heattransfer fluid loop 416 transfers coolant in series through the RF-isolatedsupport 412 and the RF-poweredchuck 410. Even so, in one such embodiment, a non-conductive cooling fluid is used in order to maintain isolation between the RF-isolatedsupport 412 and the RF-powered chuck 410 (i.e., the RF-isolatedsupport 412 remains RF-free even through a common heattransfer fluid loop 416 is used. In an embodiment, the heattransfer fluid loop 416 is thermally coupled to a heat sink (e.g., a chiller) to remove heat from the RF-isolatedsupport 412 and the RF-poweredchuck 410. The heat transfer liquid may be any employed in the art, for example an anti-freeze or a perfluoropolyether known under the trade names of Fluorinert (3M, Inc.) or Galden (Solvey Solexis, Inc), e.g., Galden HT135 for operation in the range of 0° C.-20° C. In one embodiment, then, the RF-poweredchuck 410 is a cooling RF-powered chuck, the RF-isolatedsupport 412 is a cooling RF-isolated support, and both the cooling RF-powered chuck and the cooling RF-isolated support are configured to be maintained at a temperature below 0 degrees Celsius during plasma processing. - In one particular embodiment, the heat
transfer fluid loop 416 of the cooling pedestal described in association withFIG. 4 is further in series with theinternal cooling channels 304 of the transfer arm described in association withFIG. 3C . In that embodiment, the heattransfer fluid loop 416 is thermally coupled to a heat sink (e.g., a chiller) to remove heat from thetransfer arm 200 ofFIG. 3C and cooling pedestal. - Referring again to
FIG. 4 , ashadow ring 490 may be implemented in conjunction with thecathode assembly 400. In an embodiment, theshadow ring 490 is disposed over a stainlesssteel frame ring 432 and a portion of the exposedtape 434. The shadow ring may be implemented to provide additional protection from plasma bombardment and also reduce byproduct deposition on the frame and tape from etch processes (e.g., byproducts from etch processes tend to stick to the colder surfaces within the chamber). In an embodiment, as described in greater detail below, a shadow ring or actively cooled shadow ring is implemented in conjunction with the cooling pedestal ofFIG. 4 . - Referring again to
FIG. 4 , then, theRF rod 406 is only connected to the RF-poweredchuck 410. RF power is not transferred through the cooling fluid used in the heattransfer fluid loop 416. Thetape frame 432 of acarrier 430 contacts the aluminum conductive pedestal (the RF-isolated support 412) without RF power and, as such, is only cooled by the cooling fluid. On the other hand, RF power is only concentrated within thewafer 436 zone to control the plasma for etching. In an embodiment, a top surface of thecarrier 430 is further protected by amoveable shadow ring 490. - Perhaps more generally, it is to be appreciated that during plasma etching processes, the temperature of wafer is typically controlled by the electrostatic-chuck. The wafer shield ring acts as a thermal barrier to the frame and tape pairing. However, depending on the specific tape and etching process recipe (particularly process time) employed in a given application, the wafer shield ring may be not sufficient to block the heat from transfer to the frame and tape beneath it. In such a case, the tape and/or frame can become over-heated as to either cause tape damage or delamination of tape from frame or reduction of adhesion between tape and frame. Such damage of tape between the frame and wafer can cause the failure of the etch process and lead to wafer damage. The delamination of tape from the frame is another critical dicing failure. The reduction of adhesion between tape and frame can, for example, cause tape to peel off from the frame during tape expansion operation used for die pick. In an embodiment, cooling of the tape and frame with the cooling pedestal of
FIG. 4 is performed during etch processing in order to avoid potential tape damage/degradation. - In another aspect of the present invention, one or more embodiments described herein are directed to an actively-cooled shadow ring for heat dissipation in a plasma etch chamber. An exemplary actively-cooled shadow ring for heat dissipation in a plasma chamber, which may be used as described with, or may be modified to accommodate, a cooling pedestal, is now described in greater detail. In an embodiment, an actively-cooled shadow ring can be implemented to reduce a temperature of a process kit shadow ring during processing of a wafer supported by a wafer carrier. By reducing the temperature of a shadow ring, damage or burning of a die singulation tape that otherwise occurs at elevated temperatures may be mitigated. For example, a damaged or burned die singulation tape normally leads to the wafer or substrate as not being recoverable. Furthermore, the attached tape can become damaged when the tape frame reaches an elevated temperature. Although described herein in the context of tape and frame protection during etch processing for die singulation, use of an actively-cooled shadow ring can provide other process benefits can include an increase in throughput. For example, temperature reduction may otherwise be achieved by easing of process conditions such as RF power reduction, but this requires an increase in process time which is detrimental to throughput.
-
FIG. 5 illustrates an angled view of an actively-cooled shadow ring for heat dissipation in a plasma chamber with relative positioning to an etch cathode shown and relative sizing to a wafer carrier shown, in accordance with an embodiment of the present invention. - Referring to
FIG. 5 , asupport apparatus 500 for a plasma chamber includes acathode 502 positioned below an actively-cooledshadow ring 504. A wafer orsubstrate support 100 with atape 102 andframe 104 and supporting a wafer orsubstrate 106 is shown above the actively-cooledshadow ring 504 for sizing perspective. Such a wafer or substrate support can be as described above with respect toFIG. 1 . In use, the wafer or substrate support/carrier 100 is actually positioned between the actively-cooledshadow ring 504 and thecathode 502. Thesupport apparatus 500 may also include amotorized assembly 514 and acasing 516, which is also depicted inFIG. 5 . In an embodiment, the support cathode is or includes a cooling pedestal, such as the cooling pedestal described in association withFIG. 4 . - Referring again to
FIG. 5 , the actively-cooledshadow ring 504 is fed with coolant gas or liquid by a bellows feed-through 506 which feeds into a plasma exposedcoupler 508. In an embodiment, the actively-cooledshadow ring 504 is raised or lowered relative to a fixed cathode by threevertical posts 510 which can be raised for introduction of the substrate orwafer carrier 100 to thecathode 502 and then lowered to clamp the substrate orwafer carrier 100 into position. The threevertical posts 510 attach the actively-cooledshadow ring 504 to acircular ring 505 below. Thecircular ring 505 is connected to themotorized assembly 514 and provides the vertical motion and positioning of the actively-cooledshadow ring 504. - The substrate or
wafer carrier 100 may rest on a plurality of pads that sit between the actively-cooledshadow ring 504 and thecathode 502. For illustrative purposes, onesuch pad 512 is depicted. However, it is to be appreciated that thepad 512 is actually below or underneath the actively-cooledshadow ring 504, and that more than one pad is typically used, such as four pads. In an embodiment, the actively-cooledshadow ring 504 is composed of aluminum with a hard anodized surface or a ceramic coating. In an embodiment, the actively-cooledshadow ring 504 is sized to entirely cover, from a top-down perspective, thetape frame 104, thetape 102, and the outer most region of thesubstrate 106 during plasma processing. In one specific such embodiment, the leading edge of the shadow ring to the wafer is approximately 0.050 inches high. - Although not depicted, a pair of fluid connections, such as a supply and return line pair, may be included as entering/exiting the actively-cooled
shadow ring 504. In an embodiment, the pair of fluid connections provides an entrance/exit to an internal fluid channel that circulates through the actively-cooledshadow ring 504. In one such embodiment, the pair of fluid connections enables continual flow of a cooling fluid or gas through the actively-cooled shadow ring during plasma processing. In a specific embodiment, the cooling channels travel essentially the entire mid-circumference of the body of an annular actively-cooled shadow ring. - In an embodiment, the ability to enable such continual flow can provide superior temperature control of the shadow ring which enables temperature control (e.g., reduced temperature exposure) of the tape frame and tape of a substrate carrier clamped to the actively-cooled
shadow ring 504. This protection of the tape frame and tape is in addition to the protection provided by physically blocking the plasma from reaching the tape frame and tape of the substrate or wafer carrier. The fluid-channeled shadow ring, referred to herein as actively-cooledshadow ring 504, is distinguished from passively cooled shadow rings that may merely be cooled by contact with a heat sink or a cooled chamber wall. - In one particular embodiment, the heat
transfer fluid loop 416 of the cooling pedestal described in association withFIG. 4 is further in series with the internal fluid channel that circulates through the actively-cooledshadow ring 504. In that embodiment, the heattransfer fluid loop 516 is thermally coupled to a heat sink (e.g., a chiller) to remove heat from the RF-isolatedsupport 412, the RF-poweredchuck 410, and the actively-cooledshadow ring 504. In another or same embodiment, theinternal cooling channels 304 of the transfer arm described in association withFIG. 3C are further in series with the internal fluid channel that circulates through the actively-cooledshadow ring 504. In that embodiment, the heattransfer fluid loop 516 is thermally coupled to a heat sink (e.g., a chiller) to remove heat from thetransfer arm 200 ofFIG. 3C and the actively-cooledshadow ring 504. - In an aspect of the present invention, an etch reactor is configured to accommodate etching of a thin wafer or substrate supported by a substrate carrier. For example,
FIG. 6 illustrates a cross-sectional view of an etch reactor, in accordance with an embodiment of the present invention. - Referring to
FIG. 6 , anetch reactor 600 includes achamber 602. A supportingtransfer arm 200, such as one of the transfer arms described in association withFIGS. 3A-3C is included for transferring asubstrate carrier 606 from (and possibly to)chamber 602. In one embodiment, the transfer arm also includes a feature to calibrate and center thetransfer arm 200 with respect to circular features of a processing tool (e.g., an etch cathode center, or a center of a circular silicon wafer). - An inductively coupled plasma (ICP)
source 608 is positioned in an upper portion of thechamber 602. Thechamber 602 may be further equipped with athrottle valve 610 and a turbomolecular pump 612. Theetch reactor 600 may also include a cathode assembly 614 (e.g., an assembly including an etch cathode or etch electrode). In one such embodiment, thecathode assembly 614 includes a cooling pedestal, such as the cooling pedestal described in association withFIG. 4 . - A
shadow ring assembly 615 is included above the region accommodating the substrate orwafer carrier 606. In an embodiment, theshadow ring assembly 615 is an actively-cooled shadow ring, such as described in association withFIG. 5 . Ashadow ring actuator 618 may be included for moving the shadow ring. In one such embodiment, theshadow ring actuator 618 moves a single lift hoop that is coupled to a tape frame lift and a shadow ring. Other actuators, such asactuator 616 may also be included. - In another aspect of the present disclosure, a hybrid wafer or substrate dicing process involving an initial laser scribe and subsequent plasma etch may be implemented for die singulation. The laser scribe process may be used to cleanly remove a mask layer, organic and inorganic dielectric layers, and device layers. The laser etch process may then be terminated upon exposure of, or partial etch of, the wafer or substrate. The plasma etch portion of the dicing process may then be employed to etch through the bulk of the wafer or substrate, such as through bulk single crystalline silicon, to yield die or chip singulation or dicing. In an embodiment, the wafer or substrate is supported by a substrate carrier having a tape frame during the singulation process, including during the etch portion of the singulation process.
- In an example,
FIG. 7 is aFlowchart 700 representing operations in a method of dicing a semiconductor wafer including a plurality of integrated circuits, in accordance with an embodiment of the present invention.FIGS. 8A-8C illustrate cross-sectional views of a semiconductor wafer including a plurality of integrated circuits during performing of a method of dicing the semiconductor wafer, corresponding to operations ofFlowchart 700, in accordance with an embodiment of the present invention. - Referring to
optional operation 702 ofFlowchart 700, and correspondingFIG. 8A , amask 802 is formed above a semiconductor wafer orsubstrate 804. Themask 802 is composed of a layer covering and protectingintegrated circuits 806 formed on the surface ofsemiconductor wafer 804. Themask 802 also covers interveningstreets 807 formed between each of theintegrated circuits 806. The semiconductor wafer orsubstrate 804 is supported by asubstrate carrier 814. - In an embodiment, the substrate carrier 1314 includes a layer of backing tape, a portion of which is depicted as 814 in
FIG. 13A , surrounded by a tape ring or frame (not shown). In one such embodiment, the semiconductor wafer orsubstrate 804 is disposed on a die attachfilm 816 disposed on thesubstrate carrier 814, as is also depicted inFIG. 8A . - In accordance with an embodiment of the present invention, forming the
mask 802 includes forming a layer such as, but not limited to, a photo-resist layer or an I-line patterning layer. For example, a polymer layer such as a photo-resist layer may be composed of a material otherwise suitable for use in a lithographic process. In one embodiment, the photo-resist layer is composed of a positive photo-resist material such as, but not limited to, a 248 nanometer (nm) resist, a 193 nm resist, a 157 nm resist, an extreme ultra-violet (EUV) resist, or a phenolic resin matrix with a diazonaphthoquinone sensitizer. In another embodiment, the photo-resist layer is composed of a negative photo-resist material such as, but not limited to, poly-cis-isoprene and poly-vinyl-cinnamate. - In another embodiment, the
mask 802 is a water-soluble mask layer. In an embodiment, the water-soluble mask layer is readily dissolvable in an aqueous media. For example, in one embodiment, the water-soluble mask layer is composed of a material that is soluble in one or more of an alkaline solution, an acidic solution, or in deionized water. In an embodiment, the water-soluble mask layer maintains its water solubility upon exposure to a heating process, such as heating approximately in the range of 50-160 degrees Celsius. For example, in one embodiment, the water-soluble mask layer is soluble in aqueous solutions following exposure to chamber conditions used in a laser and plasma etch singulation process. In one embodiment, the water-soluble mask layer is composed of a material such as, but not limited to, polyvinyl alcohol, polyacrylic acid, dextran, polymethacrylic acid, polyethylene imine, or polyethylene oxide. In a specific embodiment, the water-soluble mask layer has an etch rate in an aqueous solution approximately in the range of 1-15 microns per minute and, more particularly, approximately 1.3 microns per minute. - In another embodiment, the
mask 802 is a UV-curable mask layer. In an embodiment, the mask layer has a susceptibility to UV light that reduces an adhesiveness of the UV-curable layer by at least approximately 80%. In one such embodiment, the UV layer is composed of polyvinyl chloride or an acrylic-based material. In an embodiment, the UV-curable layer is composed of a material or stack of materials with an adhesive property that weakens upon exposure to UV light. In an embodiment, the UV-curable adhesive film is sensitive to approximately 365 nm UV light. In one such embodiment, this sensitivity enables use of LED light to perform a cure. - In an embodiment, the semiconductor wafer or
substrate 804 is composed of a material suitable to withstand a fabrication process and upon which semiconductor processing layers may suitably be disposed. For example, in one embodiment, semiconductor wafer orsubstrate 804 is composed of a group IV-based material such as, but not limited to, crystalline silicon, germanium or silicon/germanium. In a specific embodiment, providingsemiconductor wafer 804 includes providing a monocrystalline silicon substrate. In a particular embodiment, the monocrystalline silicon substrate is doped with impurity atoms. In another embodiment, semiconductor wafer orsubstrate 804 is composed of a material such as, e.g., a material substrate used in the fabrication of light emitting diodes (LEDs). - In an embodiment, the semiconductor wafer or
substrate 804 has a thickness of approximately 300 microns or less. For example, in one embodiment, a bulk single-crystalline silicon substrate is thinned from the backside prior to being affixed to the die attachfilm 816. The thinning may be performed by a backside grind process. In one embodiment, the bulk single-crystalline silicon substrate is thinned to a thickness approximately in the range of 50-300 microns. It is important to note that, in an embodiment, the thinning is performed prior to a laser ablation and plasma etch dicing process. In an embodiment, the die attach film 816 (or any suitable substitute capable of bonding a thinned or thin wafer or substrate to the substrate carrier 814) has a thickness of approximately 20 microns. - In an embodiment, the semiconductor wafer or
substrate 804 has disposed thereon or therein, as a portion of theintegrated circuits 806, an array of semiconductor devices. Examples of such semiconductor devices include, but are not limited to, memory devices or complimentary metal-oxide-semiconductor (CMOS) transistors fabricated in a silicon substrate and encased in a dielectric layer. A plurality of metal interconnects may be formed above the devices or transistors, and in surrounding dielectric layers, and may be used to electrically couple the devices or transistors to form theintegrated circuits 806. Materials making up thestreets 807 may be similar to or the same as those materials used to form theintegrated circuits 806. For example,streets 807 may be composed of layers of dielectric materials, semiconductor materials, and metallization. In one embodiment, one or more of thestreets 807 includes test devices similar to the actual devices of theintegrated circuits 806. - Referring to
optional operation 704 ofFlowchart 700, and correspondingFIG. 8B , themask 802 is patterned with a laser scribing process to provide apatterned mask 808 withgaps 810, exposing regions of the semiconductor wafer orsubstrate 804 between theintegrated circuits 806. In one such embodiment, the laser scribing process is a femtosecond-based laser scribing process. The laser scribing process is used to remove the material of thestreets 807 originally formed between theintegrated circuits 806. In accordance with an embodiment of the present invention, patterning themask 802 with the laser scribing process includes formingtrenches 812 partially into the regions of thesemiconductor wafer 804 between theintegrated circuits 806, as is depicted inFIG. 8B . - In an embodiment, patterning the
mask 802 with the laser scribing process includes using a laser having a pulse width in the femtosecond range. Specifically, a laser with a wavelength in the visible spectrum plus the ultra-violet (UV) and infra-red (IR) ranges (totaling a broadband optical spectrum) may be used to provide a femtosecond-based laser, i.e., a laser with a pulse width on the order of the femtosecond (10−15 seconds). In one embodiment, ablation is not, or is essentially not, wavelength dependent and is thus suitable for complex films such as films of themask 802, thestreets 807 and, possibly, a portion of the semiconductor wafer orsubstrate 804. - Laser parameters selection, such as pulse width, may be critical to developing a successful laser scribing and dicing process that minimizes chipping, microcracks and delamination in order to achieve clean laser scribe cuts. The cleaner the laser scribe cut, the smoother an etch process that may be performed for ultimate die singulation. In semiconductor device wafers, many functional layers of different material types (e.g., conductors, insulators, semiconductors) and thicknesses are typically disposed thereon. Such materials may include, but are not limited to, organic materials such as polymers, metals, or inorganic dielectrics such as silicon dioxide and silicon nitride.
- By contrast, if non-optimal laser parameters are selected, in a stacked structure that involves, e.g., two or more of an inorganic dielectric, an organic dielectric, a semiconductor, or a metal, a laser ablation process may cause delamination issues. For example, a laser penetrate through high bandgap energy dielectrics (such as silicon dioxide with an approximately of 9 eV bandgap) without measurable absorption. However, the laser energy may be absorbed in an underlying metal or silicon layer, causing significant vaporization of the metal or silicon layers. The vaporization may generate high pressures to lift-off the overlying silicon dioxide dielectric layer and potentially causing severe interlayer delamination and microcracking. In an embodiment, while picoseconds-based laser irradiation processes lead to microcracking and delaminating in complex stacks, femtosecond-based laser irradiation processes have been demonstrated to not lead to microcracking or delamination of the same material stacks.
- In order to be able to directly ablate dielectric layers, ionization of the dielectric materials may need to occur such that they behave similar to a conductive material by strongly absorbing photons. The absorption may block a majority of the laser energy from penetrating through to underlying silicon or metal layers before ultimate ablation of the dielectric layer. In an embodiment, ionization of inorganic dielectrics is feasible when the laser intensity is sufficiently high to initiate photon-ionization and impact ionization in the inorganic dielectric materials.
- In accordance with an embodiment of the present invention, suitable femtosecond-based laser processes are characterized by a high peak intensity (irradiance) that usually leads to nonlinear interactions in various materials. In one such embodiment, the femtosecond laser sources have a pulse width approximately in the range of 10 femtoseconds to 500 femtoseconds, although preferably in the range of 100 femtoseconds to 400 femtoseconds. In one embodiment, the femtosecond laser sources have a wavelength approximately in the range of 1570 nanometers to 200 nanometers, although preferably in the range of 540 nanometers to 250 nanometers. In one embodiment, the laser and corresponding optical system provide a focal spot at the work surface approximately in the range of 3 microns to 15 microns, though preferably approximately in the range of 5 microns to 10 microns.
- The spacial beam profile at the work surface may be a single mode (Gaussian) or have a shaped top-hat profile. In an embodiment, the laser source has a pulse repetition rate approximately in the range of 200 kHz to 10 MHz, although preferably approximately in the range of 500 kHz to 5 MHz. In an embodiment, the laser source delivers pulse energy at the work surface approximately in the range of 0.5 uJ to 100 uJ, although preferably approximately in the range of 1 uJ to 5 uJ. In an embodiment, the laser scribing process runs along a work piece surface at a speed approximately in the range of 500 mm/sec to 5 m/sec, although preferably approximately in the range of 600 mm/sec to 2 m/sec.
- The scribing process may be run in single pass only, or in multiple passes, but, in an embodiment, preferably 1-2 passes. In one embodiment, the scribing depth in the work piece is approximately in the range of 5 microns to 50 microns deep, preferably approximately in the range of 10 microns to 20 microns deep. The laser may be applied either in a train of single pulses at a given pulse repetition rate or a train of pulse bursts. In an embodiment, the kerf width of the laser beam generated is approximately in the range of 2 microns to 15 microns, although in silicon wafer scribing/dicing preferably approximately in the range of 6 microns to 10 microns, measured at the device/silicon interface.
- Laser parameters may be selected with benefits and advantages such as providing sufficiently high laser intensity to achieve ionization of inorganic dielectrics (e.g., silicon dioxide) and to minimize delamination and chipping caused by underlayer damage prior to direct ablation of inorganic dielectrics. Also, parameters may be selected to provide meaningful process throughput for industrial applications with precisely controlled ablation width (e.g., kerf width) and depth. As described above, a femtosecond-based laser is far more suitable to providing such advantages, as compared with picosecond-based and nanosecond-based laser ablation processes. However, even in the spectrum of femtosecond-based laser ablation, certain wavelengths may provide better performance than others. For example, in one embodiment, a femtosecond-based laser process having a wavelength closer to or in the UV range provides a cleaner ablation process than a femtosecond-based laser process having a wavelength closer to or in the IR range. In a specific such embodiment, a femtosecond-based laser process suitable for semiconductor wafer or substrate scribing is based on a laser having a wavelength of approximately less than or equal to 540 nanometers. In a particular such embodiment, pulses of approximately less than or equal to 400 femtoseconds of the laser having the wavelength of approximately less than or equal to 540 nanometers are used. However, in an alternative embodiment, dual laser wavelengths (e.g., a combination of an IR laser and a UV laser) are used.
- Referring to
optional operation 706 ofFlowchart 700, thesubstrate carrier 814 and supported semiconductor wafer orsubstrate 804 is transferred to an etch chamber using a supporting transfer arm. In one such embodiment, the transfer arm is the same arm as described below in association withoperation 712. In an embodiment, the transfer arm is a cooling transfer arm, and may be used to reduce a temperature of the dicing tape and/or tape frame of a substrate carrier prior to etch processing. - Referring to
optional operation 708 ofFlowchart 700, the tape frame and the supported semiconductor wafer orsubstrate 804 of thesubstrate carrier 814 is supported by a cooling pedestal. In one such embodiment, a supporting transfer arm ofoptional operation 706 is used to transfer the supported semiconductor wafer orsubstrate 804 of thesubstrate carrier 814 to the cooling pedestal. In one such embodiment, a cooling pedestal as described above in association withFIG. 4 is used to support the tape frame and semiconductor wafer orsubstrate 804 of thesubstrate carrier 814 below a shadow mask. In one embodiment, the shadow mask is a low contact shadow mask. In one embodiment, the cooling is achieved from below the substrate and tape frame by flowing a coolant through both an RF-powered chuck and RF-isolated support of the cooling pedestal. - Referring again to
operation 708, in accordance with an optional embodiment of the present invention, a portion of thesubstrate carrier 814 is covered with an actively-cooled shadow ring in preparation for an etch portion of the dicing process. In one embodiment, the actively-cooled shadow ring is included in a plasma etching chamber. - Referring to
operation 710 ofFlowchart 700, and correspondingFIG. 8C , the semiconductor wafer orsubstrate 804 is then etched through thegaps 810 in the patternedmask 808 to singulate theintegrated circuits 806. In accordance with an embodiment of the present invention, etching thesemiconductor wafer 804 includes etching to extend thetrenches 812 formed with the laser scribing process and to ultimately etch entirely through semiconductor wafer orsubstrate 804, as depicted inFIG. 8C . - Referring to
operation 712 ofFlowchart 700, following etch singulation, thesubstrate carrier 814 and the supported now diced semiconductor wafer or substrate 804 (i.e., singulated dies of integrated circuits 106) are transferred out of the etch chamber using a supporting transfer arm (a portion of which is shown as 899 inFIG. 8C ). The transfer arm may be a supporting transfer arm such as described in association withFIGS. 2 and 3A-3C . Thetransfer arm 899 supports the dicingtape 814 and supported dies 806 and, in an embodiment, prevents potentially dangerous sagging of a processeddicing tape 814. - In an embodiment, transferring the substrate carrier from the processing region of the etch chamber involves cooling the dicing tape by passively cooling the transfer arm. In another embodiment, transferring the substrate carrier from the processing region of the etch chamber involves cooling the dicing tape by actively cooling the transfer arm. In a specific such embodiment, the active cooling of the transfer arm involves flowing a cooling gas in grooves formed in a surface of the transfer arm, at least a portion of which supports the dicing tape. In another specific such embodiment, the active cooling of the transfer arm involves flowing a cooling fluid in internal channels of the transfer arm below the region where the dicing tape rests during carrier transfer.
- In an embodiment, etching the semiconductor wafer or
substrate 804 includes using a plasma etching process. In one embodiment, a through-silicon via type etch process is used. For example, in a specific embodiment, the etch rate of the material of semiconductor wafer orsubstrate 804 is greater than 25 microns per minute. An ultra-high-density plasma source may be used for the plasma etching portion of the die singulation process. An example of a process chamber suitable to perform such a plasma etch process is the Applied Centura® Silvia™ Etch system available from Applied Materials of Sunnyvale, Calif., USA. The Applied Centura® Silvia™ Etch system combines the capacitive and inductive RF coupling, which gives much more independent control of the ion density and ion energy than was possible with the capacitive coupling only, even with the improvements provided by magnetic enhancement. The combination enables effective decoupling of the ion density from ion energy, so as to achieve relatively high density plasmas without the high, potentially damaging, DC bias levels, even at very low pressures. An exceptionally wide process window results. However, any plasma etch chamber capable of etching silicon may be used. In an exemplary embodiment, a deep silicon etch is used to etch a single crystalline silicon substrate orwafer 804 at an etch rate greater than approximately 40% of conventional silicon etch rates while maintaining essentially precise profile control and virtually scallop-free sidewalls. In a specific embodiment, a through-silicon via type etch process is used. The etch process is based on a plasma generated from a reactive gas, which generally a fluorine-based gas such as SF6, C4 F8, CHF3, XeF2, or any other reactant gas capable of etching silicon at a relatively fast etch rate. In one embodiment, however, a Bosch process is used which involves formation of a scalloped profile. - In an embodiment, singulation may further include patterning of die attach
film 816. In one embodiment, die attachfilm 816 is patterned by a technique such as, but not limited to, laser ablation, dry (plasma) etching or wet etching. In an embodiment, the die attachfilm 816 is patterned in sequence following the laser scribe and plasma etch portions of the singulation process to provide die attachfilm portions 818, as depicted inFIG. 8C . In an embodiment, the patternedmask 808 is removed after the laser scribe and plasma etch portions of the singulation process, as is also depicted inFIG. 8C . The patternedmask 808 may be removed prior to, during, or following patterning of the die attachfilm 816. In an embodiment, the semiconductor wafer orsubstrate 804 is etched while supported by thesubstrate carrier 814. In an embodiment, the die attachfilm 816 is also patterned while disposed on thesubstrate carrier 814. Furthermore, during etch processing, the substrate carrier may be supported by an etch cathode or cooling pedestal or chuck. Upon etch singulation to individual dies, a supportingtransfer arm 899 is used for support and possible additional cooling during transfer of the singulated sample to the outside of the etch chamber for die picking. - Accordingly, referring again to Flowchart 700 and
FIGS. 8A-8C , wafer dicing may be preformed by initial laser ablation through a mask, through wafer streets (including metallization), and partially into a silicon substrate. The laser pulse width may be selected in the femtosecond range. Die singulation may then be completed by subsequent through-silicon deep plasma etching. In one embodiment, a supporting transfer arm, which may be cooled, is used to transfer the diced product out of the etch chamber. In one same or different embodiment, a cooling pedestal is implemented during the etch portion of the dicing process. In one same or different embodiment, an actively-cooled shadow ring is implemented during the etch portion of the dicing process. Additionally, removal of exposed portions of the die attach film may be performed to provide singulated integrated circuits, each having a portion of a die attach film thereon. The individual integrated circuits, including die attach film portions may then be removed from thesubstrate carrier 814, e.g., in a die-pick process. In an embodiment, the singulated integrated circuits are removed from thesubstrate carrier 814 for packaging. In one such embodiment, the patterned die attachfilm 818 is retained on the backside of each integrated circuit and included in the final packaging. However, in another embodiment, the patterned die attachfilm 814 is removed during or subsequent to the singulation process. - A single process tool may be configured to perform many or all of the operations in a hybrid laser ablation and plasma etch singulation process. For example,
FIG. 9 illustrates a block diagram of a tool layout for laser and plasma dicing of wafers or substrates, in accordance with an embodiment of the present invention. - Referring to
FIG. 9 , aprocess tool 900 includes a factory interface 902 (FI) having a plurality ofload locks 904 coupled therewith. Acluster tool 906 is coupled with thefactory interface 902. Thecluster tool 906 includes one or more plasma etch chambers, such asplasma etch chamber 908. Alaser scribe apparatus 910 is also coupled to thefactory interface 902. The overall footprint of theprocess tool 900 may be, in one embodiment, approximately 3500 millimeters (3.5 meters) by approximately 3800 millimeters (3.8 meters), as depicted inFIG. 9 . Theprocess tool 900 also includes a transfer chamber 999. - In an embodiment, the
laser scribe apparatus 910 houses a femtosecond-based laser. The femtosecond-based laser may be suitable for performing a laser ablation portion of a hybrid laser and etch singulation process, such as the laser abalation processes described above. In one embodiment, a moveable stage is also included inlaser scribe apparatus 900, the moveable stage configured for moving a wafer or substrate (or a carrier thereof) relative to the femtosecond-based laser. In a specific embodiment, the femtosecond-based laser is also moveable. The overall footprint of thelaser scribe apparatus 910 may be, in one embodiment, approximately 2240 millimeters by approximately 1270 millimeters, as depicted inFIG. 9 . - In an embodiment, the one or more
plasma etch chambers 908 is configured for etching a wafer or substrate through the gaps in a patterned mask to singulate a plurality of integrated circuits. In one such embodiment, the one or moreplasma etch chambers 908 is configured to perform a deep silicon etch process. In a specific embodiment, the one or moreplasma etch chambers 908 is an Applied Centura® Silvia™ Etch system, available from Applied Materials of Sunnyvale, Calif., USA. The etch chamber may be specifically designed for a deep silicon etch used to create singulate integrated circuits housed on or in single crystalline silicon substrates or wafers. In an embodiment, a high-density plasma source is included in theplasma etch chamber 908 to facilitate high silicon etch rates. In an embodiment, more than one etch chamber is included in thecluster tool 906 portion ofprocess tool 900 to enable high manufacturing throughput of the singulation or dicing process. In an embodiment, one or more of the etch chambers further includes a cooling pedestal and/or an actively-cooled shadow ring. - In accordance with an embodiment of the present invention, the transfer chamber 999 is equipped with supporting transfer arm. In one embodiment, the transfer arm is for supporting a substantial portion of a dicing tape of a substrate carrier and is configured to transfer a sample from a cathode assembly following an etch singulation process. In one embodiment, the transfer arm is a passively cooled transfer arm (e.g., by first contacting to a cooled chamber wall). In another embodiment, the transfer arm is an actively cooled transfer arm. In a specific such embodiment, the actively cooled transfer arm includes grooves formed in a supporting surface of the transfer arm, the grooves for flowing a cooling gas therein. In another specific such embodiment, the actively cooled transfer arm includes internal channels for flowing a cooling fluid there through.
- The
factory interface 902 may be a suitable atmospheric port to interface between an outside manufacturing facility withlaser scribe apparatus 910 andcluster tool 906. Thefactory interface 902 may include robots with arms or blades for transferring wafers (or carriers thereof) from storage units (such as front opening unified pods) into eithercluster tool 906 orlaser scribe apparatus 910, or both. -
Cluster tool 906 may include other chambers suitable for performing functions in a method of singulation. For example, in one embodiment, in place of an additional etch chamber, adeposition chamber 912 is included. Thedeposition chamber 912 may be configured for mask deposition on or above a device layer of a wafer or substrate prior to laser scribing of the wafer or substrate. In one such embodiment, thedeposition chamber 912 is suitable for depositing a water soluble mask layer. In another embodiment, in place of an additional etch chamber, a wet/dry station 914 is included. The wet/dry station may be suitable for cleaning residues and fragments, or for removing a water soluble mask, subsequent to a laser scribe and plasma etch singulation process of a substrate or wafer. In an embodiment, a metrology station is also included as a component ofprocess tool 900. - In an embodiment, a singulation process is accommodated in a
system 900 sized to receive a substrate carrier such as thesubstrate carrier 100 ofFIG. 1A . In one such embodiment, a system such assystem 900 can accommodate a wafer frame without impact on the system footprint that is otherwise sized to accommodate a substrate or wafer not supported by a substrate carrier. In one embodiment, such a processing system is sized to accommodate 300 millimeter-in-diameter wafers or substrates. The same system can accommodate a wafer carrier approximately 380 millimeters in width by 380 millimeters in length, as depicted inFIG. 1 . However, it is to be appreciated that systems may be designed to handle 450 millimeter wafers or substrate or, more particularly, 450 millimeter wafer or substrate carriers. - Embodiments of the present invention may be provided as a computer program product, or software, that may include a machine-readable medium having stored thereon instructions, which may be used to program a computer system (or other electronic devices) to perform a process according to embodiments of the present invention. In one embodiment, the computer system is coupled with
process tool 900 described in association withFIG. 9 or withetch chamber 600 described in association withFIG. 6 . A machine-readable medium includes any mechanism for storing or transmitting information in a form readable by a machine (e.g., a computer). For example, a machine-readable (e.g., computer-readable) medium includes a machine (e.g., a computer) readable storage medium (e.g., read only memory (“ROM”), random access memory (“RAM”), magnetic disk storage media, optical storage media, flash memory devices, etc.), a machine (e.g., computer) readable transmission medium (electrical, optical, acoustical or other form of propagated signals (e.g., infrared signals, digital signals, etc.)), etc. -
FIG. 10 illustrates a diagrammatic representation of a machine in the exemplary form of acomputer system 1000 within which a set of instructions, for causing the machine to perform any one or more of the methodologies described herein, may be executed. In alternative embodiments, the machine may be connected (e.g., networked) to other machines in a Local Area Network (LAN), an intranet, an extranet, or the Internet. The machine may operate in the capacity of a server or a client machine in a client-server network environment, or as a peer machine in a peer-to-peer (or distributed) network environment. The machine may be a personal computer (PC), a tablet PC, a set-top box (STB), a Personal Digital Assistant (PDA), a cellular telephone, a web appliance, a server, a network router, switch or bridge, or any machine capable of executing a set of instructions (sequential or otherwise) that specify actions to be taken by that machine. Further, while only a single machine is illustrated, the term “machine” shall also be taken to include any collection of machines (e.g., computers) that individually or jointly execute a set (or multiple sets) of instructions to perform any one or more of the methodologies described herein. - The
exemplary computer system 1000 includes aprocessor 1002, a main memory 1004 (e.g., read-only memory (ROM), flash memory, dynamic random access memory (DRAM) such as synchronous DRAM (SDRAM) or Rambus DRAM (RDRAM), etc.), a static memory 1006 (e.g., flash memory, static random access memory (SRAM), etc.), and a secondary memory 1018 (e.g., a data storage device), which communicate with each other via abus 1030. -
Processor 1002 represents one or more general-purpose processing devices such as a microprocessor, central processing unit, or the like. More particularly, theprocessor 1002 may be a complex instruction set computing (CISC) microprocessor, reduced instruction set computing (RISC) microprocessor, very long instruction word (VLIW) microprocessor, processor implementing other instruction sets, or processors implementing a combination of instruction sets.Processor 1002 may also be one or more special-purpose processing devices such as an application specific integrated circuit (ASIC), a field programmable gate array (FPGA), a digital signal processor (DSP), network processor, or the like.Processor 1002 is configured to execute theprocessing logic 1026 for performing the operations described herein. - The
computer system 1000 may further include anetwork interface device 1008. Thecomputer system 1000 also may include a video display unit 1010 (e.g., a liquid crystal display (LCD), a light emitting diode display (LED), or a cathode ray tube (CRT)), an alphanumeric input device 1012 (e.g., a keyboard), a cursor control device 1014 (e.g., a mouse), and a signal generation device 1016 (e.g., a speaker). - The
secondary memory 1018 may include a machine-accessible storage medium (or more specifically a computer-readable storage medium) 1032 on which is stored one or more sets of instructions (e.g., software 1022) embodying any one or more of the methodologies or functions described herein. Thesoftware 1022 may also reside, completely or at least partially, within themain memory 1004 and/or within theprocessor 1002 during execution thereof by thecomputer system 1000, themain memory 1004 and theprocessor 1002 also constituting machine-readable storage media. Thesoftware 1022 may further be transmitted or received over anetwork 1020 via thenetwork interface device 1008. - While the machine-
accessible storage medium 1032 is shown in an exemplary embodiment to be a single medium, the term “machine-readable storage medium” should be taken to include a single medium or multiple media (e.g., a centralized or distributed database, and/or associated caches and servers) that store the one or more sets of instructions. The term “machine-readable storage medium” shall also be taken to include any medium that is capable of storing or encoding a set of instructions for execution by the machine and that cause the machine to perform any one or more of the methodologies of the present invention. The term “machine-readable storage medium” shall accordingly be taken to include, but not be limited to, solid-state memories, and optical and magnetic media. - In accordance with an embodiment of the present invention, a machine-accessible storage medium has instructions stored thereon which cause a data processing system to perform a method of dicing a semiconductor wafer having a plurality of integrated circuits. The method involves providing the semiconductor wafer on a substrate carrier, the substrate carrier having a dicing tape supporting the semiconductor wafer and a tape frame disposed above and surrounding the dicing tape. The method also involves providing a patterned mask above the semiconductor wafer, the patterned mask covering and protecting the integrated circuits and exposing regions of the semiconductor wafer between the integrated circuits. The method also involves transferring the substrate carrier having the semiconductor wafer thereon to a processing region of an etch chamber. The method also involves plasma etching the semiconductor wafer through the gaps in the patterned mask to singulate the integrated circuits. The method also involves transferring the substrate carrier having the singulated integrated circuits thereon from the processing region of the etch chamber using a transfer arm that supports a substantial portion of the dicing tape of the substrate carrier.
- Thus, methods of and apparatuses for dicing semiconductor wafers, each wafer having a plurality of integrated circuits, have been disclosed.
Claims (10)
1. A plasma etch apparatus, comprising:
a plasma etch chamber, comprising:
a plasma source disposed in an upper region of the plasma etch chamber;
a cathode assembly disposed below the plasma source; and
a support pedestal for supporting a substrate carrier below the plasma source; and
a transfer chamber coupled to the plasma etch chamber, the transfer chamber comprising a transfer arm for supporting a substantial portion of a dicing tape of the substrate carrier, the transfer arm configured to transfer a sample from the support pedestal following an etch singulation process.
2. The plasma etch apparatus of claim 1 , wherein the transfer arm is a passively cooled transfer arm.
3. The plasma etch apparatus of claim 1 , wherein the transfer arm is an actively cooled transfer arm.
4. The plasma etch apparatus of claim 3 , wherein the actively cooled transfer arm comprises grooves formed in a supporting surface of the transfer arm, the grooves for flowing a cooling gas therein.
5. The plasma etch apparatus of claim 3 , wherein the actively cooled transfer arm comprises internal channels for flowing a cooling fluid there through.
6. The plasma etch apparatus of claim 1 , wherein the plasma etch chamber and the transfer chamber are housed in a cluster tool.
7. The plasma etch apparatus of claim 6 , wherein the cluster tool is coupled to a laser scribing assembly through a common factory interface.
8. A plasma etch apparatus, comprising:
a transfer chamber; and
a transfer arm housed in the transfer chamber, the transfer arm for supporting a substantial portion of a dicing tape of a substrate carrier, the transfer arm having a support portion having a body, wherein the support portion of the transfer arm is to completely laterally surround the substrate carrier, and the transfer arm comprising internal channels below a region of the dicing tape to be supported by the transfer arm, and wherein the internal cooling channels are disposed in an area of the body of the support portion of the transfer arm, the area larger than the area of the semiconductor wafer.
9. The plasma etch apparatus of claim 8 , wherein the transfer chamber is housed in a cluster tool.
10. The plasma etch apparatus of claim 9 , wherein the cluster tool is coupled to a laser scribing assembly through a common factory interface.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/863,950 US20200258780A1 (en) | 2014-11-07 | 2020-04-30 | Transfer arm for film frame substrate handling during plasma singulation of wafers |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/536,318 US10692765B2 (en) | 2014-11-07 | 2014-11-07 | Transfer arm for film frame substrate handling during plasma singulation of wafers |
US16/863,950 US20200258780A1 (en) | 2014-11-07 | 2020-04-30 | Transfer arm for film frame substrate handling during plasma singulation of wafers |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/536,318 Division US10692765B2 (en) | 2014-11-07 | 2014-11-07 | Transfer arm for film frame substrate handling during plasma singulation of wafers |
Publications (1)
Publication Number | Publication Date |
---|---|
US20200258780A1 true US20200258780A1 (en) | 2020-08-13 |
Family
ID=55912822
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/536,318 Active 2035-12-19 US10692765B2 (en) | 2014-11-07 | 2014-11-07 | Transfer arm for film frame substrate handling during plasma singulation of wafers |
US16/863,950 Pending US20200258780A1 (en) | 2014-11-07 | 2020-04-30 | Transfer arm for film frame substrate handling during plasma singulation of wafers |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/536,318 Active 2035-12-19 US10692765B2 (en) | 2014-11-07 | 2014-11-07 | Transfer arm for film frame substrate handling during plasma singulation of wafers |
Country Status (1)
Country | Link |
---|---|
US (2) | US10692765B2 (en) |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10431425B2 (en) * | 2016-02-23 | 2019-10-01 | Tokyo Electron Limited | Poly-phased inductively coupled plasma source |
US10872760B2 (en) * | 2016-07-26 | 2020-12-22 | Taiwan Semiconductor Manufacturing Co., Ltd. | Cluster tool and manufacuturing method of semiconductor structure using the same |
JP6524558B2 (en) * | 2016-12-15 | 2019-06-05 | パナソニックIpマネジメント株式会社 | Method of manufacturing element chip |
US10090177B1 (en) * | 2017-08-25 | 2018-10-02 | Micron Technology, Inc. | Cold fluid semiconductor device release during pick and place operations, and associated systems and methods |
JP7003905B2 (en) * | 2018-12-27 | 2022-01-21 | 株式会社Sumco | Vapor deposition equipment |
JP2021136248A (en) * | 2020-02-21 | 2021-09-13 | 株式会社ディスコ | Processing method for device wafer |
KR20230108336A (en) * | 2021-02-10 | 2023-07-18 | 야마하하쓰도키 가부시키가이샤 | processing equipment |
US20230360940A1 (en) * | 2022-05-03 | 2023-11-09 | Applied Materials, Inc. | Wafer film frame carrier |
Citations (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6499777B1 (en) * | 1999-05-11 | 2002-12-31 | Matrix Integrated Systems, Inc. | End-effector with integrated cooling mechanism |
US20030209014A1 (en) * | 2002-05-13 | 2003-11-13 | Taiwan Semiconductor Manufacturing Co., Ltd. | Wafer transfer system with temperature control apparatus |
US20050111956A1 (en) * | 2003-11-10 | 2005-05-26 | Blueshift Technologies, Inc. | Methods and systems for reducing the effect of vibration in a vacuum-based semiconductor handling system |
US20050118010A1 (en) * | 2003-11-28 | 2005-06-02 | Daihen Corporation | Transfer robot |
US20060162858A1 (en) * | 2005-01-21 | 2006-07-27 | Tokyo Electron Limited | Coating and developing system and coating and developing method |
US20070029504A1 (en) * | 2005-08-02 | 2007-02-08 | Hitachi High-Technologies Corporation | Vacuum conveying apparatus and charged particle beam equipment with the same |
US20100192992A1 (en) * | 2009-02-04 | 2010-08-05 | Tokyo Electron Limited | Substrate carrying apparatus and substrate processing system |
US20110064545A1 (en) * | 2009-09-16 | 2011-03-17 | Applied Materials, Inc. | Substrate transfer mechanism with preheating features |
US20110266256A1 (en) * | 2010-04-30 | 2011-11-03 | Applied Materials, Inc. | Methods for processing substrates in process systems having shared resources |
US20110312157A1 (en) * | 2010-06-22 | 2011-12-22 | Wei-Sheng Lei | Wafer dicing using femtosecond-based laser and plasma etch |
US20120238073A1 (en) * | 2011-03-14 | 2012-09-20 | Chris Johnson | Method and Apparatus for Plasma Dicing a Semi-conductor Wafer |
US20130280890A1 (en) * | 2012-04-24 | 2013-10-24 | Wei-Sheng Lei | Laser and plasma etch wafer dicing using uv-curable adhesive film |
US9034771B1 (en) * | 2014-05-23 | 2015-05-19 | Applied Materials, Inc. | Cooling pedestal for dicing tape thermal management during plasma dicing |
US20150255243A1 (en) * | 2014-03-07 | 2015-09-10 | Applied Materials, Inc. | Grazing angle plasma processing for modifying a substrate surface |
US20150325411A1 (en) * | 2014-05-06 | 2015-11-12 | Applied Materials, Inc. | Directional treatment for multi-dimensional device processing |
US20160240411A1 (en) * | 2015-02-18 | 2016-08-18 | Kabushiki Kaisha Toshiba | Multi-processing apparatus and method for manufacturing semiconductor device |
Family Cites Families (79)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4049944A (en) | 1973-02-28 | 1977-09-20 | Hughes Aircraft Company | Process for fabricating small geometry semiconductive devices including integrated components |
US4339528A (en) | 1981-05-19 | 1982-07-13 | Rca Corporation | Etching method using a hardened PVA stencil |
US4684437A (en) | 1985-10-31 | 1987-08-04 | International Business Machines Corporation | Selective metal etching in metal/polymer structures |
KR100215338B1 (en) | 1991-03-06 | 1999-08-16 | 가나이 쓰도무 | Method of manufacturing semiconductor device |
EP0609809B8 (en) | 1993-02-01 | 2001-11-21 | Canon Kabushiki Kaisha | Liquid crystal display device |
US5593606A (en) | 1994-07-18 | 1997-01-14 | Electro Scientific Industries, Inc. | Ultraviolet laser system and method for forming vias in multi-layered targets |
JPH09216085A (en) | 1996-02-07 | 1997-08-19 | Canon Inc | Method and equipment for cutting substrate |
DE69725245T2 (en) | 1996-08-01 | 2004-08-12 | Surface Technoloy Systems Plc | Process for etching substrates |
US6426484B1 (en) | 1996-09-10 | 2002-07-30 | Micron Technology, Inc. | Circuit and method for heating an adhesive to package or rework a semiconductor die |
US5920973A (en) | 1997-03-09 | 1999-07-13 | Electro Scientific Industries, Inc. | Hole forming system with multiple spindles per station |
JP3230572B2 (en) | 1997-05-19 | 2001-11-19 | 日亜化学工業株式会社 | Method for manufacturing nitride compound semiconductor device and semiconductor light emitting device |
US6057180A (en) | 1998-06-05 | 2000-05-02 | Electro Scientific Industries, Inc. | Method of severing electrically conductive links with ultraviolet laser output |
US6406545B2 (en) * | 1999-07-27 | 2002-06-18 | Kabushiki Kaisha Toshiba | Semiconductor workpiece processing apparatus and method |
JP2001044144A (en) | 1999-08-03 | 2001-02-16 | Tokyo Seimitsu Co Ltd | Semiconductor chip manufacturing process |
JP2001110811A (en) | 1999-10-08 | 2001-04-20 | Oki Electric Ind Co Ltd | Manufacturing method of semiconductor device |
JP4387007B2 (en) | 1999-10-26 | 2009-12-16 | 株式会社ディスコ | Method for dividing semiconductor wafer |
JP2001144126A (en) | 1999-11-12 | 2001-05-25 | Matsushita Electric Ind Co Ltd | Semiconductor device and manufacturing method |
JP2001148358A (en) | 1999-11-19 | 2001-05-29 | Disco Abrasive Syst Ltd | Semiconductor wafer and deviding method thereof |
US6300593B1 (en) | 1999-12-07 | 2001-10-09 | First Solar, Llc | Apparatus and method for laser scribing a coated substrate |
US20030045128A1 (en) * | 1999-12-21 | 2003-03-06 | Toshiba Kikai Kabushiki Kaisha | Wafer transfer method performed with vapor thin film growth system and wafer support member used for this method |
CN1276495C (en) | 2000-01-10 | 2006-09-20 | 电子科学工业公司 | Laser system and method for processing memory link with burst of laser pulses having ultrashort pulsewidths |
US6887804B2 (en) | 2000-01-10 | 2005-05-03 | Electro Scientific Industries, Inc. | Passivation processing over a memory link |
TW504425B (en) | 2000-03-30 | 2002-10-01 | Electro Scient Ind Inc | Laser system and method for single pass micromachining of multilayer workpieces |
CA2415666A1 (en) | 2000-07-12 | 2002-01-17 | Electro Scientific Industries, Inc. | Uv laser system and method for single pulse severing of ic fuses |
US6676878B2 (en) | 2001-01-31 | 2004-01-13 | Electro Scientific Industries, Inc. | Laser segmented cutting |
US6759275B1 (en) | 2001-09-04 | 2004-07-06 | Megic Corporation | Method for making high-performance RF integrated circuits |
US6642127B2 (en) | 2001-10-19 | 2003-11-04 | Applied Materials, Inc. | Method for dicing a semiconductor wafer |
JP3910843B2 (en) | 2001-12-13 | 2007-04-25 | 東京エレクトロン株式会社 | Semiconductor element separation method and semiconductor element separation apparatus |
US6706998B2 (en) | 2002-01-11 | 2004-03-16 | Electro Scientific Industries, Inc. | Simulated laser spot enlargement |
JP4447325B2 (en) | 2002-02-25 | 2010-04-07 | 株式会社ディスコ | Method for dividing semiconductor wafer |
KR100451950B1 (en) | 2002-02-25 | 2004-10-08 | 삼성전자주식회사 | Sawing method for image sensor device wafer |
JP2003257896A (en) | 2002-02-28 | 2003-09-12 | Disco Abrasive Syst Ltd | Method for dicing semiconductor wafer |
DE60303371T2 (en) | 2002-04-19 | 2006-08-10 | Xsil Technology Ltd. | LASER TREATMENT |
JP2004031526A (en) | 2002-06-24 | 2004-01-29 | Toyoda Gosei Co Ltd | Manufacturing method of group iii nitride compound semiconductor element |
US6582983B1 (en) | 2002-07-12 | 2003-06-24 | Keteca Singapore Singapore | Method and wafer for maintaining ultra clean bonding pads on a wafer |
JP4286497B2 (en) | 2002-07-17 | 2009-07-01 | 新光電気工業株式会社 | Manufacturing method of semiconductor device |
JP3908148B2 (en) | 2002-10-28 | 2007-04-25 | シャープ株式会社 | Multilayer semiconductor device |
US20040157457A1 (en) | 2003-02-12 | 2004-08-12 | Songlin Xu | Methods of using polymer films to form micro-structures |
JP2004273895A (en) | 2003-03-11 | 2004-09-30 | Disco Abrasive Syst Ltd | Dividing method of semiconductor wafer |
US7087452B2 (en) | 2003-04-22 | 2006-08-08 | Intel Corporation | Edge arrangements for integrated circuit chips |
JP2004322168A (en) | 2003-04-25 | 2004-11-18 | Disco Abrasive Syst Ltd | Laser machining apparatus |
JP4231349B2 (en) | 2003-07-02 | 2009-02-25 | 株式会社ディスコ | Laser processing method and laser processing apparatus |
JP4408361B2 (en) | 2003-09-26 | 2010-02-03 | 株式会社ディスコ | Wafer division method |
US7128806B2 (en) | 2003-10-21 | 2006-10-31 | Applied Materials, Inc. | Mask etch processing apparatus |
JP4471632B2 (en) | 2003-11-18 | 2010-06-02 | 株式会社ディスコ | Wafer processing method |
JP2005203541A (en) | 2004-01-15 | 2005-07-28 | Disco Abrasive Syst Ltd | Laser-processing method for wafer |
US7459377B2 (en) | 2004-06-08 | 2008-12-02 | Panasonic Corporation | Method for dividing substrate |
US7804043B2 (en) | 2004-06-15 | 2010-09-28 | Laserfacturing Inc. | Method and apparatus for dicing of thin and ultra thin semiconductor wafer using ultrafast pulse laser |
US7687740B2 (en) | 2004-06-18 | 2010-03-30 | Electro Scientific Industries, Inc. | Semiconductor structure processing using multiple laterally spaced laser beam spots delivering multiple blows |
US7507638B2 (en) | 2004-06-30 | 2009-03-24 | Freescale Semiconductor, Inc. | Ultra-thin die and method of fabricating same |
JP4018088B2 (en) | 2004-08-02 | 2007-12-05 | 松下電器産業株式会社 | Semiconductor wafer dividing method and semiconductor element manufacturing method |
US7199050B2 (en) | 2004-08-24 | 2007-04-03 | Micron Technology, Inc. | Pass through via technology for use during the manufacture of a semiconductor device |
JP4018096B2 (en) | 2004-10-05 | 2007-12-05 | 松下電器産業株式会社 | Semiconductor wafer dividing method and semiconductor element manufacturing method |
US20060088984A1 (en) | 2004-10-21 | 2006-04-27 | Intel Corporation | Laser ablation method |
US20060086898A1 (en) | 2004-10-26 | 2006-04-27 | Matsushita Electric Industrial Co., Ltd. | Method and apparatus of making highly repetitive micro-pattern using laser writer |
US20060146910A1 (en) | 2004-11-23 | 2006-07-06 | Manoochehr Koochesfahani | Method and apparatus for simultaneous velocity and temperature measurements in fluid flow |
JP4288229B2 (en) | 2004-12-24 | 2009-07-01 | パナソニック株式会社 | Manufacturing method of semiconductor chip |
US7875898B2 (en) | 2005-01-24 | 2011-01-25 | Panasonic Corporation | Semiconductor device |
JP2006253402A (en) | 2005-03-10 | 2006-09-21 | Nec Electronics Corp | Manufacturing method of semiconductor device |
US7361990B2 (en) | 2005-03-17 | 2008-04-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Reducing cracking of high-lead or lead-free bumps by matching sizes of contact pads and bump pads |
JP4478053B2 (en) | 2005-03-29 | 2010-06-09 | 株式会社ディスコ | Semiconductor wafer processing method |
JP4285455B2 (en) | 2005-07-11 | 2009-06-24 | パナソニック株式会社 | Manufacturing method of semiconductor chip |
JP4599243B2 (en) | 2005-07-12 | 2010-12-15 | 株式会社ディスコ | Laser processing equipment |
JP4769560B2 (en) | 2005-12-06 | 2011-09-07 | 株式会社ディスコ | Wafer division method |
JP4372115B2 (en) | 2006-05-12 | 2009-11-25 | パナソニック株式会社 | Semiconductor device manufacturing method and semiconductor module manufacturing method |
JP4480728B2 (en) | 2006-06-09 | 2010-06-16 | パナソニック株式会社 | Method for manufacturing MEMS microphone |
JP4544231B2 (en) | 2006-10-06 | 2010-09-15 | パナソニック株式会社 | Manufacturing method of semiconductor chip |
JP4840174B2 (en) | 2007-02-08 | 2011-12-21 | パナソニック株式会社 | Manufacturing method of semiconductor chip |
JP4840200B2 (en) | 2007-03-09 | 2011-12-21 | パナソニック株式会社 | Manufacturing method of semiconductor chip |
US7926410B2 (en) | 2007-05-01 | 2011-04-19 | J.R. Automation Technologies, L.L.C. | Hydraulic circuit for synchronized horizontal extension of cylinders |
JP5205012B2 (en) | 2007-08-29 | 2013-06-05 | 株式会社半導体エネルギー研究所 | Display device and electronic apparatus including the display device |
TW200935506A (en) * | 2007-11-16 | 2009-08-16 | Panasonic Corp | Plasma dicing apparatus and semiconductor chip manufacturing method |
US7859084B2 (en) | 2008-02-28 | 2010-12-28 | Panasonic Corporation | Semiconductor substrate |
CN101990480A (en) | 2008-04-10 | 2011-03-23 | 应用材料股份有限公司 | Laser-scribing platform and hybrid writing strategy |
US20100013036A1 (en) | 2008-07-16 | 2010-01-21 | Carey James E | Thin Sacrificial Masking Films for Protecting Semiconductors From Pulsed Laser Process |
US8609512B2 (en) | 2009-03-27 | 2013-12-17 | Electro Scientific Industries, Inc. | Method for laser singulation of chip scale packages on glass substrates |
KR20120028672A (en) * | 2010-09-15 | 2012-03-23 | 삼성전자주식회사 | Substrate treatment apparatus and method using the same |
JP5547147B2 (en) * | 2011-09-13 | 2014-07-09 | 東京エレクトロン株式会社 | Joining apparatus, joining system, joining method, program, and computer storage medium |
KR20160017699A (en) * | 2014-07-31 | 2016-02-17 | 세메스 주식회사 | Bake unit, substrate treating apparatus including the unit, and substrate treating method |
-
2014
- 2014-11-07 US US14/536,318 patent/US10692765B2/en active Active
-
2020
- 2020-04-30 US US16/863,950 patent/US20200258780A1/en active Pending
Patent Citations (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6499777B1 (en) * | 1999-05-11 | 2002-12-31 | Matrix Integrated Systems, Inc. | End-effector with integrated cooling mechanism |
US20030209014A1 (en) * | 2002-05-13 | 2003-11-13 | Taiwan Semiconductor Manufacturing Co., Ltd. | Wafer transfer system with temperature control apparatus |
US20050111956A1 (en) * | 2003-11-10 | 2005-05-26 | Blueshift Technologies, Inc. | Methods and systems for reducing the effect of vibration in a vacuum-based semiconductor handling system |
US20050118010A1 (en) * | 2003-11-28 | 2005-06-02 | Daihen Corporation | Transfer robot |
US20060162858A1 (en) * | 2005-01-21 | 2006-07-27 | Tokyo Electron Limited | Coating and developing system and coating and developing method |
US20070029504A1 (en) * | 2005-08-02 | 2007-02-08 | Hitachi High-Technologies Corporation | Vacuum conveying apparatus and charged particle beam equipment with the same |
US20100192992A1 (en) * | 2009-02-04 | 2010-08-05 | Tokyo Electron Limited | Substrate carrying apparatus and substrate processing system |
US20110064545A1 (en) * | 2009-09-16 | 2011-03-17 | Applied Materials, Inc. | Substrate transfer mechanism with preheating features |
US20110266256A1 (en) * | 2010-04-30 | 2011-11-03 | Applied Materials, Inc. | Methods for processing substrates in process systems having shared resources |
US20110312157A1 (en) * | 2010-06-22 | 2011-12-22 | Wei-Sheng Lei | Wafer dicing using femtosecond-based laser and plasma etch |
US20120238073A1 (en) * | 2011-03-14 | 2012-09-20 | Chris Johnson | Method and Apparatus for Plasma Dicing a Semi-conductor Wafer |
US20130280890A1 (en) * | 2012-04-24 | 2013-10-24 | Wei-Sheng Lei | Laser and plasma etch wafer dicing using uv-curable adhesive film |
US20150255243A1 (en) * | 2014-03-07 | 2015-09-10 | Applied Materials, Inc. | Grazing angle plasma processing for modifying a substrate surface |
US20150325411A1 (en) * | 2014-05-06 | 2015-11-12 | Applied Materials, Inc. | Directional treatment for multi-dimensional device processing |
US9034771B1 (en) * | 2014-05-23 | 2015-05-19 | Applied Materials, Inc. | Cooling pedestal for dicing tape thermal management during plasma dicing |
US20160240411A1 (en) * | 2015-02-18 | 2016-08-18 | Kabushiki Kaisha Toshiba | Multi-processing apparatus and method for manufacturing semiconductor device |
Also Published As
Publication number | Publication date |
---|---|
US10692765B2 (en) | 2020-06-23 |
US20160133519A1 (en) | 2016-05-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20200258780A1 (en) | Transfer arm for film frame substrate handling during plasma singulation of wafers | |
US9034771B1 (en) | Cooling pedestal for dicing tape thermal management during plasma dicing | |
US9236284B2 (en) | Cooled tape frame lift and low contact shadow ring for plasma heat isolation | |
KR102477122B1 (en) | Proximity contact cover ring for plasma dicing | |
US9269604B2 (en) | Wafer edge warp suppression for thin wafer supported by tape frame | |
US9112050B1 (en) | Dicing tape thermal management by wafer frame support ring cooling during plasma dicing | |
US9117868B1 (en) | Bipolar electrostatic chuck for dicing tape thermal management during plasma dicing | |
US9293304B2 (en) | Plasma thermal shield for heat dissipation in plasma chamber | |
US9299614B2 (en) | Method and carrier for dicing a wafer | |
US9159621B1 (en) | Dicing tape protection for wafer dicing using laser scribe process | |
WO2022076144A1 (en) | Shadow ring kit for plasma etch wafer singulation process | |
US20150170955A1 (en) | Actively-cooled shadow ring for heat dissipation in plasma chamber | |
US9196498B1 (en) | Stationary actively-cooled shadow ring for heat dissipation in plasma chamber | |
US20230187215A1 (en) | Electrostatic chuck with reduced current leakage for hybrid laser scribing and plasma etch wafer singulation process | |
US9478455B1 (en) | Thermal pyrolytic graphite shadow ring assembly for heat dissipation in plasma chamber | |
US20150332970A1 (en) | Carrier with thermally resistant film frame for supporting wafer during singulation |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: ADVISORY ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |