US20200066967A1 - Damascene-based approaches for fabricating a pedestal for a magnetic tunnel junction (mtj) device and the resulting structures - Google Patents
Damascene-based approaches for fabricating a pedestal for a magnetic tunnel junction (mtj) device and the resulting structures Download PDFInfo
- Publication number
- US20200066967A1 US20200066967A1 US16/068,078 US201616068078A US2020066967A1 US 20200066967 A1 US20200066967 A1 US 20200066967A1 US 201616068078 A US201616068078 A US 201616068078A US 2020066967 A1 US2020066967 A1 US 2020066967A1
- Authority
- US
- United States
- Prior art keywords
- layer
- mtj
- forming
- conductive
- dielectric layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- NJPPVKZQTLUDBO-UHFFFAOYSA-N novaluron Chemical compound C1=C(Cl)C(OC(F)(F)C(OC(F)(F)F)F)=CC=C1NC(=O)NC(=O)C1=C(F)C=CC=C1F NJPPVKZQTLUDBO-UHFFFAOYSA-N 0.000 title claims abstract description 129
- 230000005291 magnetic effect Effects 0.000 title claims abstract description 91
- 238000013459 approach Methods 0.000 title abstract description 9
- 229910052751 metal Inorganic materials 0.000 claims abstract description 113
- 239000002184 metal Substances 0.000 claims abstract description 113
- 239000000758 substrate Substances 0.000 claims abstract description 54
- 238000000034 method Methods 0.000 claims description 65
- 230000008569 process Effects 0.000 claims description 39
- 238000004519 manufacturing process Methods 0.000 claims description 29
- 230000005641 tunneling Effects 0.000 claims description 25
- 238000005530 etching Methods 0.000 claims description 6
- 239000010410 layer Substances 0.000 description 290
- 239000000463 material Substances 0.000 description 48
- 239000004065 semiconductor Substances 0.000 description 20
- 238000004891 communication Methods 0.000 description 15
- 239000010408 film Substances 0.000 description 13
- 238000003491 array Methods 0.000 description 12
- 238000012545 processing Methods 0.000 description 12
- 230000005415 magnetization Effects 0.000 description 11
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 8
- 239000003989 dielectric material Substances 0.000 description 8
- 229910052710 silicon Inorganic materials 0.000 description 8
- 239000010703 silicon Substances 0.000 description 8
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 7
- 150000002739 metals Chemical class 0.000 description 7
- 230000004888 barrier function Effects 0.000 description 6
- 230000015572 biosynthetic process Effects 0.000 description 6
- 238000001465 metallisation Methods 0.000 description 6
- 239000000126 substance Substances 0.000 description 6
- 239000010949 copper Substances 0.000 description 5
- 229910052707 ruthenium Inorganic materials 0.000 description 5
- 125000006850 spacer group Chemical group 0.000 description 5
- 229910052715 tantalum Inorganic materials 0.000 description 5
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 4
- KJTLSVCANCCWHF-UHFFFAOYSA-N Ruthenium Chemical compound [Ru] KJTLSVCANCCWHF-UHFFFAOYSA-N 0.000 description 4
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 4
- ZDZZPLGHBXACDA-UHFFFAOYSA-N [B].[Fe].[Co] Chemical compound [B].[Fe].[Co] ZDZZPLGHBXACDA-UHFFFAOYSA-N 0.000 description 4
- 229910045601 alloy Inorganic materials 0.000 description 4
- 239000000956 alloy Substances 0.000 description 4
- 229910052802 copper Inorganic materials 0.000 description 4
- 239000002019 doping agent Substances 0.000 description 4
- 239000011229 interlayer Substances 0.000 description 4
- 238000004377 microelectronic Methods 0.000 description 4
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 4
- 238000012546 transfer Methods 0.000 description 4
- 229910052581 Si3N4 Inorganic materials 0.000 description 3
- 229910052782 aluminium Inorganic materials 0.000 description 3
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 3
- 239000003990 capacitor Substances 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 230000005294 ferromagnetic effect Effects 0.000 description 3
- 229910052732 germanium Inorganic materials 0.000 description 3
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 3
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 3
- 239000000377 silicon dioxide Substances 0.000 description 3
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 3
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 2
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 2
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 2
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 2
- 229910000676 Si alloy Inorganic materials 0.000 description 2
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 2
- QCWXUUIWCKQGHC-UHFFFAOYSA-N Zirconium Chemical compound [Zr] QCWXUUIWCKQGHC-UHFFFAOYSA-N 0.000 description 2
- 238000000137 annealing Methods 0.000 description 2
- 229910052785 arsenic Inorganic materials 0.000 description 2
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 2
- 238000000231 atomic layer deposition Methods 0.000 description 2
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 2
- 229910052796 boron Inorganic materials 0.000 description 2
- 229910052799 carbon Inorganic materials 0.000 description 2
- 238000005234 chemical deposition Methods 0.000 description 2
- 238000000151 deposition Methods 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 238000005137 deposition process Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000009792 diffusion process Methods 0.000 description 2
- 230000009977 dual effect Effects 0.000 description 2
- 238000009713 electroplating Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 239000003822 epoxy resin Substances 0.000 description 2
- 239000011521 glass Substances 0.000 description 2
- 229910052735 hafnium Inorganic materials 0.000 description 2
- VBJZVLUMGGDVMO-UHFFFAOYSA-N hafnium atom Chemical compound [Hf] VBJZVLUMGGDVMO-UHFFFAOYSA-N 0.000 description 2
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 2
- 239000012212 insulator Substances 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- MRELNEQAGSRDBK-UHFFFAOYSA-N lanthanum(3+);oxygen(2-) Chemical compound [O-2].[O-2].[O-2].[La+3].[La+3] MRELNEQAGSRDBK-UHFFFAOYSA-N 0.000 description 2
- 239000000395 magnesium oxide Substances 0.000 description 2
- CPLXHLVBOLITMK-UHFFFAOYSA-N magnesium oxide Inorganic materials [Mg]=O CPLXHLVBOLITMK-UHFFFAOYSA-N 0.000 description 2
- AXZKOIWUVFPNLO-UHFFFAOYSA-N magnesium;oxygen(2-) Chemical compound [O-2].[Mg+2] AXZKOIWUVFPNLO-UHFFFAOYSA-N 0.000 description 2
- 229910052760 oxygen Inorganic materials 0.000 description 2
- 239000001301 oxygen Substances 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 2
- 238000005498 polishing Methods 0.000 description 2
- 229920000647 polyepoxide Polymers 0.000 description 2
- -1 polytetrafluoroethylene Polymers 0.000 description 2
- 238000011112 process operation Methods 0.000 description 2
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 2
- 229910010271 silicon carbide Inorganic materials 0.000 description 2
- 235000012239 silicon dioxide Nutrition 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- 229910052719 titanium Inorganic materials 0.000 description 2
- 239000010936 titanium Substances 0.000 description 2
- 229910052726 zirconium Inorganic materials 0.000 description 2
- 235000001674 Agaricus brunnescens Nutrition 0.000 description 1
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- 208000033999 Device damage Diseases 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- 229910000530 Gallium indium arsenide Inorganic materials 0.000 description 1
- 230000005355 Hall effect Effects 0.000 description 1
- 229910000673 Indium arsenide Inorganic materials 0.000 description 1
- GPXJNWSHGFTCBW-UHFFFAOYSA-N Indium phosphide Chemical compound [In]#P GPXJNWSHGFTCBW-UHFFFAOYSA-N 0.000 description 1
- 239000004642 Polyimide Substances 0.000 description 1
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 1
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 1
- HCHKCACWOHOZIP-UHFFFAOYSA-N Zinc Chemical compound [Zn] HCHKCACWOHOZIP-UHFFFAOYSA-N 0.000 description 1
- 229910026551 ZrC Inorganic materials 0.000 description 1
- OTCHGXYCWNXDOA-UHFFFAOYSA-N [C].[Zr] Chemical compound [C].[Zr] OTCHGXYCWNXDOA-UHFFFAOYSA-N 0.000 description 1
- KXNLCSXBJCPWGL-UHFFFAOYSA-N [Ga].[As].[In] Chemical compound [Ga].[As].[In] KXNLCSXBJCPWGL-UHFFFAOYSA-N 0.000 description 1
- XWCMFHPRATWWFO-UHFFFAOYSA-N [O-2].[Ta+5].[Sc+3].[O-2].[O-2].[O-2] Chemical compound [O-2].[Ta+5].[Sc+3].[O-2].[O-2].[O-2] XWCMFHPRATWWFO-UHFFFAOYSA-N 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- ILCYGSITMBHYNK-UHFFFAOYSA-N [Si]=O.[Hf] Chemical compound [Si]=O.[Hf] ILCYGSITMBHYNK-UHFFFAOYSA-N 0.000 description 1
- 230000009471 action Effects 0.000 description 1
- CAVCGVPGBKGDTG-UHFFFAOYSA-N alumanylidynemethyl(alumanylidynemethylalumanylidenemethylidene)alumane Chemical compound [Al]#C[Al]=C=[Al]C#[Al] CAVCGVPGBKGDTG-UHFFFAOYSA-N 0.000 description 1
- 229910052787 antimony Inorganic materials 0.000 description 1
- WATWJIUSRGPENY-UHFFFAOYSA-N antimony atom Chemical compound [Sb] WATWJIUSRGPENY-UHFFFAOYSA-N 0.000 description 1
- 229910052788 barium Inorganic materials 0.000 description 1
- DSAJWYNOEDNPEQ-UHFFFAOYSA-N barium atom Chemical compound [Ba] DSAJWYNOEDNPEQ-UHFFFAOYSA-N 0.000 description 1
- VKJLWXGJGDEGSO-UHFFFAOYSA-N barium(2+);oxygen(2-);titanium(4+) Chemical compound [O-2].[O-2].[O-2].[Ti+4].[Ba+2] VKJLWXGJGDEGSO-UHFFFAOYSA-N 0.000 description 1
- 229910010293 ceramic material Inorganic materials 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 229910017052 cobalt Inorganic materials 0.000 description 1
- 239000010941 cobalt Substances 0.000 description 1
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 1
- FQMNUIZEFUVPNU-UHFFFAOYSA-N cobalt iron Chemical compound [Fe].[Co].[Co] FQMNUIZEFUVPNU-UHFFFAOYSA-N 0.000 description 1
- 230000002860 competitive effect Effects 0.000 description 1
- 230000001351 cycling effect Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- KPUWHANPEXNPJT-UHFFFAOYSA-N disiloxane Chemical class [SiH3]O[SiH3] KPUWHANPEXNPJT-UHFFFAOYSA-N 0.000 description 1
- 239000007772 electrode material Substances 0.000 description 1
- 230000005670 electromagnetic radiation Effects 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 229940104869 fluorosilicate Drugs 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- VTGARNNDLOTBET-UHFFFAOYSA-N gallium antimonide Chemical compound [Sb]#[Ga] VTGARNNDLOTBET-UHFFFAOYSA-N 0.000 description 1
- 229910000449 hafnium oxide Inorganic materials 0.000 description 1
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 description 1
- WHJFNYXPKGDKBB-UHFFFAOYSA-N hafnium;methane Chemical compound C.[Hf] WHJFNYXPKGDKBB-UHFFFAOYSA-N 0.000 description 1
- 229910052736 halogen Inorganic materials 0.000 description 1
- 150000002367 halogens Chemical class 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 238000011065 in-situ storage Methods 0.000 description 1
- 238000010348 incorporation Methods 0.000 description 1
- WPYVAWXEWQSOGY-UHFFFAOYSA-N indium antimonide Chemical compound [Sb]#[In] WPYVAWXEWQSOGY-UHFFFAOYSA-N 0.000 description 1
- RPQDHPTXJYYUPQ-UHFFFAOYSA-N indium arsenide Chemical compound [In]#[As] RPQDHPTXJYYUPQ-UHFFFAOYSA-N 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 229910052746 lanthanum Inorganic materials 0.000 description 1
- FZLIPJUXYLNCLC-UHFFFAOYSA-N lanthanum atom Chemical compound [La] FZLIPJUXYLNCLC-UHFFFAOYSA-N 0.000 description 1
- JQJCSZOEVBFDKO-UHFFFAOYSA-N lead zinc Chemical compound [Zn].[Pb] JQJCSZOEVBFDKO-UHFFFAOYSA-N 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 230000007774 longterm Effects 0.000 description 1
- 150000001247 metal acetylides Chemical class 0.000 description 1
- 229910001092 metal group alloy Inorganic materials 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- NFFIWVVINABMKP-UHFFFAOYSA-N methylidynetantalum Chemical compound [Ta]#C NFFIWVVINABMKP-UHFFFAOYSA-N 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 239000002074 nanoribbon Substances 0.000 description 1
- 239000002070 nanowire Substances 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 229910052758 niobium Inorganic materials 0.000 description 1
- 239000010955 niobium Substances 0.000 description 1
- GUCVJGMIXFAOAE-UHFFFAOYSA-N niobium atom Chemical compound [Nb] GUCVJGMIXFAOAE-UHFFFAOYSA-N 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- BCCOBQSFUDVTJQ-UHFFFAOYSA-N octafluorocyclobutane Chemical compound FC1(F)C(F)(F)C(F)(F)C1(F)F BCCOBQSFUDVTJQ-UHFFFAOYSA-N 0.000 description 1
- 235000019407 octafluorocyclobutane Nutrition 0.000 description 1
- 229920000620 organic polymer Polymers 0.000 description 1
- KJXBRHIPHIVJCS-UHFFFAOYSA-N oxo(oxoalumanyloxy)lanthanum Chemical compound O=[Al]O[La]=O KJXBRHIPHIVJCS-UHFFFAOYSA-N 0.000 description 1
- SIWVEOZUMHYXCS-UHFFFAOYSA-N oxo(oxoyttriooxy)yttrium Chemical compound O=[Y]O[Y]=O SIWVEOZUMHYXCS-UHFFFAOYSA-N 0.000 description 1
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 description 1
- RVTZCBVAJQQJTK-UHFFFAOYSA-N oxygen(2-);zirconium(4+) Chemical compound [O-2].[O-2].[Zr+4] RVTZCBVAJQQJTK-UHFFFAOYSA-N 0.000 description 1
- 229910052763 palladium Inorganic materials 0.000 description 1
- 238000005240 physical vapour deposition Methods 0.000 description 1
- 229910052697 platinum Inorganic materials 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 239000002861 polymer material Substances 0.000 description 1
- 229920001343 polytetrafluoroethylene Polymers 0.000 description 1
- 239000004810 polytetrafluoroethylene Substances 0.000 description 1
- 239000011148 porous material Substances 0.000 description 1
- 238000004886 process control Methods 0.000 description 1
- 229910001925 ruthenium oxide Inorganic materials 0.000 description 1
- WOCIAKWEIIZHES-UHFFFAOYSA-N ruthenium(iv) oxide Chemical compound O=[Ru]=O WOCIAKWEIIZHES-UHFFFAOYSA-N 0.000 description 1
- 229910052706 scandium Inorganic materials 0.000 description 1
- SIXSYDAISGFNSX-UHFFFAOYSA-N scandium atom Chemical compound [Sc] SIXSYDAISGFNSX-UHFFFAOYSA-N 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
- 229910052712 strontium Inorganic materials 0.000 description 1
- CIOAGBVUUVVLOB-UHFFFAOYSA-N strontium atom Chemical compound [Sr] CIOAGBVUUVVLOB-UHFFFAOYSA-N 0.000 description 1
- VEALVRVVWBQVSL-UHFFFAOYSA-N strontium titanate Chemical compound [Sr+2].[O-][Ti]([O-])=O VEALVRVVWBQVSL-UHFFFAOYSA-N 0.000 description 1
- CZXRMHUWVGPWRM-UHFFFAOYSA-N strontium;barium(2+);oxygen(2-);titanium(4+) Chemical compound [O-2].[O-2].[O-2].[O-2].[Ti+4].[Sr+2].[Ba+2] CZXRMHUWVGPWRM-UHFFFAOYSA-N 0.000 description 1
- 229910003468 tantalcarbide Inorganic materials 0.000 description 1
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 description 1
- 229910001936 tantalum oxide Inorganic materials 0.000 description 1
- OCGWQDWYSQAFTO-UHFFFAOYSA-N tellanylidenelead Chemical compound [Pb]=[Te] OCGWQDWYSQAFTO-UHFFFAOYSA-N 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
- OGIDPMRJRNCKJF-UHFFFAOYSA-N titanium oxide Inorganic materials [Ti]=O OGIDPMRJRNCKJF-UHFFFAOYSA-N 0.000 description 1
- MTPVUVINMAGMJL-UHFFFAOYSA-N trimethyl(1,1,2,2,2-pentafluoroethyl)silane Chemical compound C[Si](C)(C)C(F)(F)C(F)(F)F MTPVUVINMAGMJL-UHFFFAOYSA-N 0.000 description 1
- 229910052727 yttrium Inorganic materials 0.000 description 1
- VWQVUPCCIRVNHF-UHFFFAOYSA-N yttrium atom Chemical compound [Y] VWQVUPCCIRVNHF-UHFFFAOYSA-N 0.000 description 1
- 229910052725 zinc Inorganic materials 0.000 description 1
- 239000011701 zinc Substances 0.000 description 1
- 229910001928 zirconium oxide Inorganic materials 0.000 description 1
- GFQYVLUOOAAOGM-UHFFFAOYSA-N zirconium(iv) silicate Chemical compound [Zr+4].[O-][Si]([O-])([O-])[O-] GFQYVLUOOAAOGM-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N50/00—Galvanomagnetic devices
- H10N50/80—Constructional details
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N50/00—Galvanomagnetic devices
- H10N50/01—Manufacture or treatment
-
- H01L43/02—
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
- G11C11/161—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect details concerning the memory cell structure, e.g. the layers of the ferromagnetic memory cell
-
- H01L27/222—
-
- H01L43/12—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B61/00—Magnetic memory devices, e.g. magnetoresistive RAM [MRAM] devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N50/00—Galvanomagnetic devices
- H10N50/10—Magnetoresistive devices
Definitions
- Embodiments of the invention are in the field of integrated circuit fabrication and, in particular, damascene-based approaches for fabricating a pedestal for a magnetic tunnel junction (MTJ) device, and the resulting structures.
- MTJ magnetic tunnel junction
- Non-volatile embedded memory e.g., on-chip embedded memory with non-volatility can enable energy and computational efficiency.
- STT-MRAM spin torque transfer magnetoresistive random access memory
- traditional STT-MRAM has a cell size limitation due to the drive transistor requirement to provide sufficient spin current.
- MTJ magnetic tunnel junction
- FIGS. 1A and 1B illustrate cross-sectional views of process operations in the fabrication a magnetic tunnel junction (MTJ) device, in accordance with the prior art.
- MTJ magnetic tunnel junction
- FIG. 2 illustrates a cross-sectional view of a plurality of MTJ devices, in accordance with an embodiment of the present invention.
- FIGS. 3A-3D illustrate cross-sectional views representing various processing operations in a method of fabricating a magnetic tunnel junction (MTJ) device, in accordance with an embodiment of the present invention, wherein:
- FIG. 3A illustrates a starting structure in the method of fabricating an MTJ device, including full metal lines disposed in an ILD layer disposed above a substrate;
- FIG. 3B illustrates the structure of FIG. 3A following recessing of the full metal lines to provide recessed metal lines
- FIG. 3C illustrates the structure of FIG. 3B following formation of a pedestal material layer with overburden
- FIG. 3D illustrates the structure of FIG. 3C following a planarization process.
- FIGS. 4A-4D illustrate cross-sectional views representing various processing operations in another method of fabricating a magnetic tunnel junction (MTJ) device, in accordance with another embodiment of the present invention, wherein:
- FIG. 4A illustrates a starting structure in the method of fabricating an MTJ device, including full metal lines disposed in an ILD layer disposed above a substrate;
- FIG. 4B illustrates the structure of FIG. 4A following recessing of the full metal lines to provide recessed metal lines
- FIG. 4C illustrates the structure of FIG. 4B following selective growth of a pedestal material layer
- FIG. 4D illustrates the structure of FIG. 4C following a planarization process.
- FIGS. 5A and 5B illustrate cross-sectional views representing additional processing operations in a method of fabricating a magnetic tunnel junction (MTJ) device, in accordance with an embodiment of the present invention.
- MTJ magnetic tunnel junction
- FIG. 6 illustrates a block diagram of an electronic system, in accordance with an embodiment of the present invention.
- FIG. 7 illustrates a computing device in accordance with one embodiment of the invention.
- FIG. 8 illustrates an interposer that includes one or more embodiments of the invention.
- One or embodiments of the present invention are directed to methods for creating an etch-free pedestal MTJ device (also referred to as a pedestal free MTJ device).
- Embodiments may pertain to one or more of magnetic tunnel junctions (MTJs), magnetic random access memory (MRAM), or spin transfer torque magnetoresistive random access memory (STT-MRAM).
- MTJs magnetic tunnel junctions
- MRAM magnetic random access memory
- STT-MRAM spin transfer torque magnetoresistive random access memory
- typical MRAM array stacks have an underlying metal layer, such as a metal line or via of a back end of line (BEOL) metallization layer.
- a pedestal layer is then deposited followed by MTJ layers.
- Reactive ion etch (RIE) chemistries used to etch such pedestal layer may cause damage to the MTJ devices and may require additional compatibility with the underlying metal layer.
- a metal feature such as a metal line of a metallization layer is recessed after initial formation.
- a conductive pedestal layer is then deposited and polished back to a flat front or uppermost surface.
- Processing schemes described herein may further eliminate, or at least mitigate, the need for complex integration used to protect the sidewall of the MTJ layers and/or the development of new and expensive etch chemistries.
- the resulting pedestal layer is smooth or flat within the surrounding inter-layer dielectric (ILD), whereas previous solutions have resulted in a pedestal metal that is higher than the surrounding ILD.
- ILD inter-layer dielectric
- FIGS. 1A and 1B illustrate cross-sectional views of process operations in the fabrication a magnetic tunnel junction (MTJ) device, in accordance with the prior art.
- MTJ magnetic tunnel junction
- a material stack 100 includes a substrate 102 having an interlayer dielectric (ILD) layer 104 thereon.
- Metal lines 106 are formed in the ILD layer.
- a continuous pedestal layer 108 is disposed above the ILD layer 104 and metal lines 106 .
- An MTJ layer stack 110 including a free layer 112 , a tunneling layer 114 , a fixed layer 116 , and a synthetic antiferromagnet (SAF) layer 118 is formed on the continuous pedestal layer 108 .
- a conductive hardmask 120 is formed and patterned on the MTJ layer stack 110 .
- the MTJ layer stack 110 is etched to form discrete MTJ stacks with patterned free layer 124 , patterned tunneling layer 126 , patterned fixed layer 128 , and patterned SAF layer 130 .
- hardmask layer 120 can ultimately serve as a top electrode 132 .
- the etch of the MTJ layer stack 110 stops on the continuous pedestal layer 108 .
- the continuous pedestal layer 108 ultimately needs to be etched to isolate discrete memory elements, also referred to as dots.
- the continuous pedestal layer 108 options can include but is not limited to ruthenium (Ru), tantalum (Ta), or titanium nitride (TiN), for example.
- etch of such a layer may be difficult, especially considering that the needs to be selective to metal in trench line and the low k ILD should not be damaged. Furthermore, the sidewalls of patterned MTJ dots need to endure minimal damage, and the etch must be selective to hardmask/top electrode material. Other considerations includes that Ta or TiN layers typically require a halogen based etch, leads to device damage, and poor hardmask selectivity. On the other hand, Ru layers typically require an etch process involving oxygen, which can lead to copper (Cu) damage and ILD damage.
- a process for fabricating a pedestal layer includes recessing a metal feature in a metallization layer, filling the recessed regions with a pedestal material, and polishing back to form a cladded metal line with pedestal material on top.
- CMP chemical mechanical planarization
- FIG. 2 illustrates a cross-sectional view of a plurality of MTJ devices, in accordance with an embodiment of the present invention.
- a semiconductor structure 200 includes a plurality of MTJ devices 202 disposed above a substrate 204 .
- An ILD layer 206 is disposed above the substrate 204 .
- Metal lines 208 are disposed in the ILD layer 206 .
- a conductive pedestal layer 210 (also referred to as a lower electrode) is disposed on the metal lines 208 and within the ILD layer 206 .
- the conductive pedestal layer 210 is co-planar with an uppermost surface 212 of the ILD layer 206 , as is depicted in FIG. 2 .
- each of the MTJ devices 202 includes a fixed layer 214 , a tunneling layer 216 , and a free layer 218 .
- a SAF layer 220 is included proximate to the fixed layer 214 , as is depicted in FIG. 2 .
- Each MTJ device 202 also includes a hardmask/upper electrode 222 housed in an upper ILD layer 224 . It is to be appreciated that the free and fixed layers may be reversed. However, if a lower SAF layer is included, the lower magnetic layer is typically a fixed layer while the upper layer serves as the free layer. It is also to be appreciated that interconnect layer(s) may be formed on top of the MTJ devices 202 of FIG. 2 , e.g., using standard dual damascene process techniques that are well-known in the art.
- the MTJ devices 202 may actually include multiple layers of very thin metal films, for the sake of simplicity the MTJ film stack is divided into 4 portions in FIG. 2 : bottom SAF and fixed magnetic MTJ films, tunnel barrier material, top free magnet MTJ films, and a MTJ top electrode layer.
- the MTJ devices 202 are housed in a dielectric layer dedicated to memory devices.
- the MTJ devices 202 are housed in a dielectric layer that is shared with a laterally adjacent metallization layer of a logic region of a chip.
- the MTJ devices 202 are embedded into a corresponding logic interconnect layer (e.g., M 1 , M 2 , M 3 , M 4 , etc.)
- structural embodiments may generally include a magnetic tunnel junction (MTJ) device 202 .
- a metal line 208 is disposed in a dielectric layer 206 disposed above a substrate 204 .
- the metal line 208 is recessed below an uppermost surface 212 of the dielectric layer 206 .
- the MTJ device 202 also includes a conductive pedestal 210 disposed on the metal line 208 and laterally adjacent to the dielectric layer 206 .
- the MTJ device 202 also includes a magnetic tunnel junction (MTJ) stack (e.g., 214 , 216 and 218 and, optionally 220 ) disposed on the conductive pedestal 210 .
- MTJ magnetic tunnel junction
- an uppermost surface of the conductive pedestal 210 is co-planar with an uppermost surface 212 of the dielectric layer 206 , as is depicted in FIG. 2 .
- a portion of the conductive pedestal 210 is not covered by the MTJ stack, as is also depicted in FIG. 2 .
- the MTJ device 202 further includes a second dielectric layer 224 disposed on the dielectric layer 206 and laterally adjacent to the MTJ stack, as is also depicted in FIG. 2 .
- a portion of the second dielectric layer 224 is disposed on a portion of the conductive pedestal 210 , as is also depicted in FIG. 2 .
- the MTJ device 202 further includes an upper electrode 222 disposed on the MTJ stack.
- the upper electrode 222 has, from a top-down perspective, substantially the same shape as the MTJ stack, as is also depicted in FIG. 2 .
- the MTJ device further includes a second MTJ stack (e.g., three lines total shown) disposed on the conductive pedestal 210 .
- FIGS. 3A-3D illustrate cross-sectional views representing various processing operations in a method of fabricating a magnetic tunnel junction (MTJ) device, in accordance with an embodiment of the present invention.
- MTJ magnetic tunnel junction
- the fabrication approach begins with a starting structure at a stage that is post metallization layer CMP.
- an ILD layer 206 is disposed on a substrate 204 .
- Full metal lines 302 are disposed in the ILD layer 206 .
- a controlled metal recess of the full metal lines 302 is performed on the structure of FIG. 3A to form recessed metal lines 208 .
- the recessed metal lines 208 are recessed by amount R from the uppermost surface 304 of ILD layer 206 .
- the full metal lines 302 are recessed to form recessed metal lines using a dry etch process.
- the full metal lines 302 are recessed to form recessed metal lines using a wet etch process.
- the full metal lines may include a liner metal layer and a fill layer.
- the liner metal layer and the fill metal layer are recessed to approximately the same extent. Other embodiments, however, may include recessing of the liner metal layer to a lesser or greater extent relative to the fill metal layer.
- a pedestal material layer 306 is formed on the structure of FIG. 3B .
- the pedestal material layer 306 is formed on the recessed metal lines 208 and includes an overburden portion 308 formed above the ILD layer 206 .
- the pedestal material layer may be formed by a process such as, but not limited to, a chemical or atomic layer deposition process, a physical vapor deposition process, or an electroplating process.
- the pedestal material layer 306 of the structure of FIG. 3C is subjected to a chemical mechanical planarization (CMP) process.
- CMP chemical mechanical planarization
- the CMP process a conductive pedestal/lower electrode layer 210 .
- the pedestal layer 210 is co-planar with the uppermost surface 304 of the ILD layer 206 , as is depicted in FIG. 3D .
- a self-aligned pedestal is achieved.
- the conductive pedestal 210 is confined within and laterally adjacent to the dielectric layer 206 .
- FIGS. 4A-4D illustrate cross-sectional views representing various processing operations in a method of fabricating a magnetic tunnel junction (MTJ) device, in accordance with an embodiment of the present invention.
- MTJ magnetic tunnel junction
- the fabrication approach begins with a starting structure at a stage that is post metallization layer CMP.
- an ILD layer 206 is disposed on a substrate 204 .
- Full metal lines 302 are disposed in the ILD layer 206 .
- a controlled metal recess of the full metal lines 302 is performed on the structure of FIG. 4A to form recessed metal lines 208 .
- the recessed metal lines 208 are recessed by amount R from the uppermost surface 304 of ILD layer 206 .
- the full metal lines 302 are recessed to form recessed metal lines using a dry etch process.
- the full metal lines 302 are recessed to form recessed metal lines using a wet etch process.
- the full metal lines may include a liner metal layer and a fill layer.
- the liner metal layer and the fill metal layer are recessed to approximately the same extent. Other embodiments, however, may include recessing of the liner metal layer to a lesser or greater extent relative to the fill metal layer.
- a pedestal material layer 402 is selectively grown on the recessed metal lines 208 of the structure of FIG. 4B .
- the pedestal material layer 402 is formed on the recessed metal lines 208 .
- Overburden portions are not formed since the growth is selective.
- the lines may be formed to an excess 404 having a height above the upper surface 304 of the ILD layer 206 and includes an overburden portion 404 formed above the ILD layer 206 .
- a full overburden may not form (such as shown in FIG. 3C )
- such selective growth can have a lateral mushroom when it reaches above the ILD surface 304 .
- the pedestal material layer may be formed by a process such as, but not limited to, a chemical or atomic layer deposition process or an electroplating process.
- the pedestal material layer 402 of the structure of FIG. 4C is subjected to a chemical mechanical planarization (CMP) process.
- CMP chemical mechanical planarization
- the CMP process results in a conductive pedestal/lower electrode layer 210 .
- the pedestal layer 210 is co-planar with the uppermost surface 304 of the ILD layer 206 , as is depicted in FIG. 4D .
- a self-aligned pedestal is achieved.
- the conductive pedestal 210 is confined within and laterally adjacent to the dielectric layer 206 .
- FIGS. 5A and 5B illustrate cross-sectional views representing additional processing operations in a method of fabricating a magnetic tunnel junction (MTJ) device, in accordance with an embodiment of the present invention.
- MTJ magnetic tunnel junction
- FIG. 5A the structure of FIG. 3D or 4D has an MTJ material stack 502 formed thereon. Cross-sectional views are shown both (i) taken along a single line and (ii) along a plurality of line ends.
- a conductive hardmask 504 is formed and patterned above the MTJ material stack 502 .
- the MTJ material stack 502 includes a fixed layer 506 , a tunneling layer 508 , a free layer 510 , and an optional SAF layer 512 .
- the MTJ material stack 502 is etched to provide discrete MTJ devices 202 .
- the MTJ stack may be patterned using the conductive hardmask 504 as an etch mask.
- the conductive hardmask 504 may ultimately become an upper electrode 222 (or at least a portion of an upper electrode) of an MTJ device.
- the structure of FIG. 5B includes substrate 204 , ILD layer 206 , metal lines 208 , and pedestal/lower electrode 210 disposed within ILD layer 206 and co-planar with an uppermost surface of the ILD layer 206 .
- Each MTJ device includes a fixed layer 214 , a tunneling layer 216 , and a free layer 218 , and, optionally, an SAF layer 220 proximate the fixed layer 214 , as is depicted in FIG. 5B .
- interconnect layer(s) may be formed on top of the MTJ devices of FIG. 2 , e.g., using standard dual damascene process trench and via patterning, barrier/seed dep, copper electroplate, and CMP processes, as are well-known in the art.
- the free layer MTJ film or films 218 (or, alternatively, 214 ) is composed of a material suitable for transitioning between a majority spin and a minority spin, depending on the application.
- the free magnetic layer (or memory layer) may be referred to as a ferromagnetic memory layer.
- the free magnetic layer is composed of a layer of cobalt iron (CoFe) or cobalt iron boron (CoFeB).
- the dielectric or tunneling layer 216 is composed of a material suitable for allowing current of a majority spin to pass through the layer, while impeding at least to some extent current of a minority spin to pass through the layer.
- the dielectric or tunneling layer 216 (or spin filter layer) may be referred to as a tunneling layer.
- the dielectric layer is composed of a material such as, but not limited to, magnesium oxide (MgO) or aluminum oxide (Al 2 O 3 ).
- the dielectric layer has a thickness of approximately 1 nanometer.
- the fixed layer MTJ film or films 214 (or 218 in the case that 214 is a free layer) is composed of a material or stack of materials suitable for maintaining a fixed majority spin.
- the fixed magnetic layer (or reference layer) may be referred to as a ferromagnetic layer.
- the fixed magnetic layer is composed of a single layer of cobalt iron boron (CoFeB).
- the fixed magnetic layer is composed of a cobalt iron boron (CoFeB) layer, ruthenium (Ru) layer, cobalt iron boron (CoFeB) layer stack.
- a synthetic antiferromagnet (SAF) layer 220 is disposed directly beneath the fixed layer MTJ film or films 214 .
- the plurality of conductive pedestals 210 includes a thick metal nitride layer, such as a relatively thick titanium nitride (TiN) layer or tantalum nitride (TaN) layer.
- the conductive metal layer 210 is an essentially pure metal layer such as a layer of ruthenium (Ru) or tantalum (Ta).
- the conductive metal layer 210 is referred to as a “thin via” layer or a bottom electrode layer.
- the conductive hardmask or top electrode 222 is composed of a material or stack of materials suitable for electrically contacting the free layer MTJ film or films 218 (or, alternatively, the fixed film).
- the top electrode 222 is a topographically smooth electrode.
- the top electrode 222 has a thickness suitable for good conductivity but has little to no columnar structure formation that would otherwise lead to a rough top surface.
- Such a topographically smooth electrode may be referred to as amorphous in structure.
- the top electrode 222 is composed of Ru layers interleaved with Ta layers, with a thicker layer of titanium nitride disposed thereon.
- the top electrode 222 may not be a conventional thick single metal electrode, such as a Ru electrode, but is instead a Ru/Ta interleaved materials stack. In alternative embodiments, however, the top electrode 222 is a conventional thick single metal electrode, such as a Ta or Ru electrode.
- one or more interlayer dielectrics such as inter-layer dielectric material layers 206 and 224 , are used.
- the ILD layers may be formed using dielectric materials known for their applicability in integrated circuit structures, such as low-k dielectric materials.
- dielectric materials examples include, but are not limited to, silicon dioxide (SiO 2 ), carbon doped oxide (CDO), silicon nitride, organic polymers such as perfluorocyclobutane or polytetrafluoroethylene, fluorosilicate glass (FSG), and organosilicates such as silsesquioxane, siloxane, or organosilicate glass.
- the ILD layers may include pores or air gaps to further reduce their dielectric constant.
- the metal lines 208 are composed of one or more metal or other conductive structures.
- a common example is the use of copper lines and structures that may or may not include barrier layers between the copper and surrounding ILD material.
- the term metal includes alloys, stacks, and other combinations of multiple metals.
- the metal interconnect lines may include barrier layers, stacks of different metals or alloys, etc.
- the interconnect lines are also sometimes referred to in the arts as traces, wires, lines, metal, or simply interconnect.
- substrate 204 is a semiconductor substrate.
- the semiconductor substrate may be a crystalline substrate formed using a bulk silicon or a silicon-on-insulator substructure.
- the semiconductor substrate may be formed using alternate materials, which may or may not be combined with silicon, that include but are not limited to germanium, indium antimonide, lead telluride, indium arsenide, indium phosphide, gallium arsenide, indium gallium arsenide, gallium antimonide, or other combinations of group III-V or group IV materials.
- germanium, indium antimonide, lead telluride, indium arsenide, indium phosphide, gallium arsenide, indium gallium arsenide, gallium antimonide, or other combinations of group III-V or group IV materials Although a few examples of materials from which the substrate may be formed are described here, any material that may serve as a foundation upon which a semiconductor device may be built falls within the spirit and scope of the present invention.
- an underlying semiconductor substrate 204 represents a general workpiece object used to manufacture integrated circuits.
- the semiconductor substrate often includes a wafer or other piece of silicon or another semiconductor material.
- Suitable semiconductor substrates include, but are not limited to, single crystal silicon, polycrystalline silicon and silicon on insulator (SOD, as well as similar substrates formed of other semiconductor materials.
- the semiconductor substrate depending on the stage of manufacture, often includes transistors, integrated circuitry, and the like.
- the substrate may also include semiconductor materials, metals, dielectrics, dopants, and other materials commonly found in semiconductor substrates.
- the illustrated structures depicted in FIGS. 2, 3A-3D, 4A-4D, 5A and 5B are fabricated on underlying transistor or other semiconductor device layer(s) formed in or above the substrate 204 .
- the illustrated structures depicted in FIGS. 2, 3A-3D, 4A-4D, 5A and 5B are fabricated on underlying lower level interconnect layers formed above the substrate 204 .
- MTJ magnetic tunnel junction
- additional or intermediate operations for fabrication may include standard microelectronic fabrication processes such as lithography, etch, thin films deposition, planarization (such as chemical mechanical polishing (CMP)), diffusion, metrology, the use of sacrificial layers, the use of etch stop layers, the use of planarization stop layers, and/or any other associated action with microelectronic component fabrication.
- CMP chemical mechanical polishing
- a “free” magnetic layer is a magnetic layer storing a computational variable.
- a “fixed” magnetic layer is a magnetic layer with fixed magnetization (magnetically harder than the free magnetic layer).
- a tunneling barrier such as a tunneling dielectric or tunneling oxide, is one located between free and fixed magnetic layers.
- a fixed magnetic layer may be patterned to create inputs and outputs to an associated circuit. Magnetization may be written by spin hall effect. Magnetization may be read via the tunneling magneto-resistance effect while applying a voltage.
- the role of the dielectric layer is to cause a large magneto-resistance ratio. The magneto-resistance is the ratio of the difference between resistances when the two ferromagnetic layers have anti-parallel magnetizations and the resistance of the state with the parallel magnetizations over the resistance of the state with parallel magnetizations.
- the MTJ functions essentially as a resistor, where the resistance of an electrical path through the MTJ may exist in two resistive states, either “high” or “low,” depending on the direction or orientation of magnetization in the free magnetic layer and in the fixed magnetic layer.
- the spin direction is of minority in the free magnetic layer
- a high resistive state exists, wherein direction of magnetization in the free magnetic layer and the fixed magnetic layer are substantially opposed or anti-parallel with one another.
- a low resistive state exists, wherein the direction of magnetization in the free magnetic layer and the fixed magnetic layer is substantially aligned or parallel with one another.
- the terms “low” and “high” with regard to the resistive state of the MTJ are relative to one another.
- the high resistive state is merely a detectibly higher resistance than the low resistive state, and vice versa.
- the low and high resistive states can represent different bits of information (i.e. a “0” or a “1”).
- the MTJ may store a single bit of information (“0” or “1”) by its state of magnetization.
- the information stored in the MTJ is sensed by driving a current through the MTJ.
- the free magnetic layer does not require power to retain its magnetic orientations. As such, the state of the MTJ is preserved when power to the device is removed. Therefore, a memory bit cell such as depicted in FIG. 1 is, in an embodiment, non-volatile.
- each bit of data is stored in a separate magnetic tunnel junction (MTJ).
- the MTJ is a magnetic element that includes two magnetic layers separated by a thin insulating tunnel barrier layer.
- One of the magnetic layers is referred to as the reference layer, the fixed layer, or the pinned magnetic layer, and it provides a stable reference magnetic orientation.
- the bit is stored in the second magnetic layer which is called the free layer, and the orientation of the magnetic moment of the free layer can be either in one of two states—parallel to the reference layer or anti-parallel to the reference layer. Because of the tunneling magneto-resistance (TMR) effect, the electrical resistance of the anti-parallel state is significantly higher compared to the parallel state.
- TMR tunneling magneto-resistance
- the spin transfer torque effect is used to switch the free layer from the parallel to anti-parallel state and vice versa.
- the passing of current through the MTJ produces spin polarized current, which results in a torque being applied to the magnetization of the free layer.
- the sensing circuitry measures the resistance of the MTJ. Since the sensing circuitry needs to determine whether the MTJ is in the low resistance (e.g. parallel) state or in the high resistance state (e.g. anti-parallel) with acceptable signal-to-noise, the STT-MRAM cell needs to be designed such that the overall electrical resistance and resistance variation of the cell are minimized.
- Embodiments described herein include a fabrication method for embedding STT-MRAM bit cell arrays into a logic process technology. Embodiments described may be advantageous for processing schemes involving the fabrication of logic processors with embedded memory arrays.
- transistors associated with substrate 204 are metal-oxide-semiconductor field-effect transistors (MOSFET or simply MOS transistors), fabricated on the substrate 204 .
- MOSFET metal-oxide-semiconductor field-effect transistors
- the MOS transistors may be planar transistors, nonplanar transistors, or a combination of both.
- Nonplanar transistors include FinFET transistors such as double-gate transistors and tri-gate transistors, and wrap-around or all-around gate transistors such as nanoribbon and nanowire transistors.
- each MOS transistor of substrate 204 includes a gate stack formed of at least two layers, a gate dielectric layer and a gate electrode layer.
- the gate dielectric layer may include one layer or a stack of layers.
- the one or more layers may include silicon oxide, silicon dioxide (Sift) and/or a high-k dielectric material.
- the high-k dielectric material may include elements such as hafnium, silicon, oxygen, titanium, tantalum, lanthanum, aluminum, zirconium, barium, strontium, yttrium, lead, scandium, niobium, and zinc.
- high-k materials that may be used in the gate dielectric layer include, but are not limited to, hafnium oxide, hafnium silicon oxide, lanthanum oxide, lanthanum aluminum oxide, zirconium oxide, zirconium silicon oxide, tantalum oxide, titanium oxide, barium strontium titanium oxide, barium titanium oxide, strontium titanium oxide, yttrium oxide, aluminum oxide, lead scandium tantalum oxide, and lead zinc niobate.
- an annealing process may be carried out on the gate dielectric layer to improve its quality when a high-k material is used.
- the gate electrode layer of each MOS transistor of substrate 204 is formed on the gate dielectric layer and may consist of at least one P-type workfunction metal or N-type workfunction metal, depending on whether the transistor is to be a PMOS or an NMOS transistor.
- the gate electrode layer may consist of a stack of two or more metal layers, where one or more metal layers are workfunction metal layers and at least one metal layer is a fill metal layer.
- metals that may be used for the gate electrode include, but are not limited to, ruthenium, palladium, platinum, cobalt, nickel, and conductive metal oxides, e.g., ruthenium oxide.
- a P-type metal layer will enable the formation of a PMOS gate electrode with a workfunction that is between about 4.9 eV and about 5.2 eV.
- metals that may be used for the gate electrode include, but are not limited to, hafnium, zirconium, titanium, tantalum, aluminum, alloys of these metals, and carbides of these metals such as hafnium carbide, zirconium carbide, titanium carbide, tantalum carbide, and aluminum carbide.
- An N-type metal layer will enable the formation of an NMOS gate electrode with a workfunction that is between about 3.9 eV and about 4.2 eV.
- the gate electrode may consist of a “U”-shaped structure that includes a bottom portion substantially parallel to the surface of the substrate and two sidewall portions that are substantially perpendicular to the top surface of the substrate.
- at least one of the metal layers that form the gate electrode may simply be a planar layer that is substantially parallel to the top surface of the substrate and does not include sidewall portions substantially perpendicular to the top surface of the substrate.
- the gate electrode may consist of a combination of U-shaped structures and planar, non-U-shaped structures.
- the gate electrode may consist of one or more U-shaped metal layers formed atop one or more planar, non-U-shaped layers.
- a pair of sidewall spacers may be formed on opposing sides of the gate stack that bracket the gate stack.
- the sidewall spacers may be formed from a material such as silicon nitride, silicon oxide, silicon carbide, silicon nitride doped with carbon, and silicon oxynitride. Processes for forming sidewall spacers are well known in the art and generally include deposition and etching process steps. In an alternate implementation, a plurality of spacer pairs may be used, for instance, two pairs, three pairs, or four pairs of sidewall spacers may be formed on opposing sides of the gate stack.
- source and drain regions are formed within the substrate adjacent to the gate stack of each MOS transistor.
- the source and drain regions are generally formed using either an implantation/diffusion process or an etching/deposition process.
- dopants such as boron, aluminum, antimony, phosphorous, or arsenic may be ion-implanted into the substrate to form the source and drain regions.
- An annealing process that activates the dopants and causes them to diffuse further into the substrate typically follows the ion implantation process.
- the substrate may first be etched to form recesses at the locations of the source and drain regions.
- the source and drain regions may be fabricated using a silicon alloy such as silicon germanium or silicon carbide.
- the epitaxially deposited silicon alloy may be doped in situ with dopants such as boron, arsenic, or phosphorous.
- the source and drain regions may be formed using one or more alternate semiconductor materials such as germanium or a group III-V material or alloy. And in further embodiments, one or more layers of metal and/or metal alloys may be used to form the source and drain regions.
- FIG. 6 illustrates a block diagram of an electronic system 600 , in accordance with an embodiment of the present invention.
- the electronic system 600 can correspond to, for example, a portable system, a computer system, a process control system, or any other system that utilizes a processor and an associated memory.
- the electronic system 600 may include a microprocessor 602 (having a processor 604 and control unit 606 ), a memory device 608 , and an input/output device 610 (it is to be understood that the electronic system 600 may have a plurality of processors, control units, memory device units and/or input/output devices in various embodiments).
- the electronic system 600 has a set of instructions that define operations which are to be performed on data by the processor 604 , as well as, other transactions between the processor 604 , the memory device 608 , and the input/output device 610 .
- the control unit 606 coordinates the operations of the processor 604 , the memory device 608 and the input/output device 610 by cycling through a set of operations that cause instructions to be retrieved from the memory device 608 and executed.
- the memory device 608 can include STT-MRAM memory arrays integrated into a logic processor, as described herein.
- the memory device 608 is embedded in the microprocessor 602 , as depicted in FIG. 6 .
- FIG. 7 illustrates a computing device 700 in accordance with one embodiment of the invention.
- the computing device 700 houses a board 702 .
- the board 702 may include a number of components, including but not limited to a processor 704 and at least one communication chip 706 .
- the processor 704 is physically and electrically coupled to the board 702 .
- the at least one communication chip 706 is also physically and electrically coupled to the board 702 .
- the communication chip 706 is part of the processsor 704 .
- computing device 700 may include other components that may or may not be physically and electrically coupled to the board 702 .
- these other components include, but are not limited to, volatile memory (e.g., DRAM), non-volatile memory (e.g., ROM), flash memory, a graphics processor, a digital signal processor, a crypto processor, a chipset, an antenna, a display, a touchscreen display, a touchscreen controller, a battery, an audio codec, a video codec, a power amplifier, a global positioning system (GPS) device, a compass, an accelerometer, a gyroscope, a speaker, a camera, and a mass storage device (such as hard disk drive, compact disk (CD), digital versatile disk (DVD), and so forth).
- volatile memory e.g., DRAM
- non-volatile memory e.g., ROM
- flash memory e.g., a graphics processor, a digital signal processor, a crypto processor, a chipset, an
- the communication chip 706 enables wireless communications for the transfer of data to and from the computing device 700 .
- wireless and its derivatives may be used to describe circuits, devices, systems, methods, techniques, communications channels, etc., that may communicate data through the use of modulated electromagnetic radiation through a non-solid medium. The term does not imply that the associated devices do not contain any wires, although in some embodiments they might not.
- the communication chip 706 may implement any of a number of wireless standards or protocols, including but not limited to Wi-Fi (IEEE 802.11 family), WiMAX (IEEE 802.16 family), IEEE 802.20, long term evolution (LTE), Ev-DO, HSPA+, HSDPA+, HSUPA+, EDGE, GSM, GPRS, CDMA, TDMA, DECT, Bluetooth, derivatives thereof, as well as any other wireless protocols that are designated as 3G, 4G, 5G, and beyond.
- the computing device 700 may include a plurality of communication chips 706 .
- a first communication chip 706 may be dedicated to shorter range wireless communications such as Wi-Fi and Bluetooth and a second communication chip 706 may be dedicated to longer range wireless communications such as GPS, EDGE, GPRS, CDMA, WiMAX, LTE, Ev-DO, and others.
- the processor 704 of the computing device 700 includes an integrated circuit die packaged within the processor 704 .
- the integrated circuit die of the processor includes one or more arrays, such as STT-MRAM memory arrays integrated into a logic processor, built in accordance with embodiments of the present invention.
- the term “processor” may refer to any device or portion of a device that processes electronic data from registers and/or memory to transform that electronic data into other electronic data that may be stored in registers and/or memory.
- the communication chip 706 also includes an integrated circuit die packaged within the communication chip 706 .
- the integrated circuit die of the communication chip includes STT-MRAM memory arrays integrated into a logic processor, built in accordance with embodiments of the present invention.
- another component housed within the computing device 700 may contain a stand-alone integrated circuit memory die that includes one or more arrays, such as STT-MRAM memory arrays integrated into a logic processor, built in accordance with embodiments of the present invention.
- the computing device 700 may be a laptop, a netbook, a notebook, an ultrabook, a smartphone, a tablet, a personal digital assistant (PDA), an ultra-mobile PC, a mobile phone, a desktop computer, a server, a printer, a scanner, a monitor, a set-top box, an entertainment control unit, a digital camera, a portable music player, or a digital video recorder.
- the computing device 700 may be any other electronic device that processes data.
- one or more embodiments of the present invention relate generally to the fabrication of embedded microelectronic memory.
- the microelectronic memory may be non-volatile, wherein the memory can retain stored information even when not powered.
- FIG. 8 illustrates an interposer 800 that includes one or more embodiments of the invention.
- the interposer 800 is an intervening substrate used to bridge a first substrate 802 to a second substrate 804 .
- the first substrate 802 may be, for instance, an integrated circuit die.
- the second substrate 804 may be, for instance, a memory module, a computer motherboard, or another integrated circuit die.
- the purpose of an interposer 800 is to spread a connection to a wider pitch or to reroute a connection to a different connection.
- an interposer 800 may couple an integrated circuit die to a ball grid array (BGA) 806 that can subsequently be coupled to the second substrate 804 .
- BGA ball grid array
- first and second substrates 802 / 804 are attached to opposing sides of the interposer 800 . In other embodiments, the first and second substrates 802 / 804 are attached to the same side of the interposer 800 . And in further embodiments, three or more substrates are interconnected by way of the interposer 800 .
- the interposer 800 may be formed of an epoxy resin, a fiberglass-reinforced epoxy resin, a ceramic material, or a polymer material such as polyimide.
- the interposer may be formed of alternate rigid or flexible materials that may include the same materials described above for use in a semiconductor substrate, such as silicon, germanium, and other group III-V and group IV materials.
- the interposer may include metal interconnects 808 and vias 810 , including but not limited to through-silicon vias (TSVs) 812 .
- the interposer 800 may further include embedded devices 814 , including both passive and active devices. Such devices include, but are not limited to, capacitors, decoupling capacitors, resistors, inductors, fuses, diodes, transformers, sensors, and electrostatic discharge (ESD) devices. More complex devices such as radio-frequency (RF) devices, power amplifiers, power management devices, antennas, arrays, sensors, and MEMS devices may also be formed on the interposer 800 .
- RF radio-frequency
- apparatuses or processes disclosed herein may be used in the fabrication of interposer 800 .
- embodiments of the present invention include damascene-based approaches for fabricating a pedestal for a magnetic tunnel junction (MTJ) device, and the resulting structures.
- MTJ magnetic tunnel junction
- a magnetic tunnel junction (MTJ) device in an embodiment, includes a metal line disposed in a dielectric layer disposed above a substrate, the metal line recessed below an uppermost surface of the dielectric layer.
- the MTJ device also includes a conductive pedestal disposed on the metal line and laterally adjacent to the dielectric layer.
- the MTJ device also includes a magnetic tunnel junction (MTJ) stack disposed on the conductive pedestal.
- MTJ magnetic tunnel junction
- an uppermost surface of the conductive pedestal is co-planar with the uppermost surface of the dielectric layer.
- a portion of the conductive pedestal is not covered by the MTJ stack.
- the MTJ device further includes a second dielectric layer disposed on the dielectric layer and laterally adjacent to the MTJ stack. A portion of the second dielectric layer is disposed on a portion of the conductive pedestal.
- the MTJ device further includes an upper electrode disposed on the MTJ stack.
- the upper electrode has, from a top-down perspective, substantially the same shape as the MTJ stack.
- the MTJ stack includes a fixed magnetic layer disposed above the conductive pedestal, a tunneling layer disposed on the fixed magnetic layer, and a free magnetic layer disposed on the tunneling layer.
- the MTJ stack further includes a synthetic antiferromagnet (SAF) layer disposed directly between the fixed magnetic layer and the conductive pedestal.
- SAF synthetic antiferromagnet
- the MTJ device further includes a second MTJ stack disposed on the conductive pedestal.
- a method of fabricating a magnetic tunnel junction (MTJ) device includes forming a metal line in a dielectric layer formed above a substrate, recessing the metal line below an uppermost surface of the dielectric layer, forming a conductive layer on the recessed metal line and over the uppermost surface of the dielectric layer, planarizing the conductive layer to form a conductive pedestal on the metal line, the conductive pedestal confined within and laterally adjacent to the dielectric layer, and forming a magnetic tunnel junction (MTJ) stack on the conductive pedestal.
- MTJ magnetic tunnel junction
- planarizing the conductive layer includes forming an uppermost surface of the conductive pedestal co-planar with the uppermost surface of the dielectric layer.
- forming the MTJ stack includes forming the MTJ stack on only a portion of the conductive pedestal.
- the method further includes forming a second dielectric layer on the dielectric layer and laterally adjacent to the MTJ stack, a portion of the second dielectric layer formed on a portion of the conductive pedestal.
- forming the MTJ stack includes forming a patterned conductive hardmask on a stack of MTJ layers, and etching the stack of MTJ layers using an etch process that terminates on the conductive pedestal.
- forming the MTJ stack includes forming a fixed magnetic layer above the conductive pedestal, forming a tunneling layer on the fixed magnetic layer, and forming a free magnetic layer on the tunneling layer.
- forming the MTJ stack further includes forming a synthetic antiferromagnet (SAF) layer on the conductive pedestal, and forming the fixed magnetic layer on the SAF layer.
- SAF synthetic antiferromagnet
- the method further includes forming a second MTJ stack on the conductive pedestal.
- a method of fabricating a magnetic tunnel junction (MTJ) device includes forming a metal line in a dielectric layer formed above a substrate, recessing the metal line below an uppermost surface of the dielectric layer, selectively forming a conductive layer on the recessed metal line to a height above the uppermost surface of the dielectric layer, planarizing the conductive layer to form a conductive pedestal on the metal line, the conductive pedestal confined within and laterally adjacent to the dielectric layer, and forming a magnetic tunnel junction (MTJ) stack on the conductive pedestal.
- MTJ magnetic tunnel junction
- planarizing the conductive layer includes forming an uppermost surface of the conductive pedestal co-planar with the uppermost surface of the dielectric layer.
- forming the MTJ stack includes forming the MTJ stack on only a portion of the conductive pedestal.
- the method further includes forming a second dielectric layer on the dielectric layer and laterally adjacent to the MTJ stack, a portion of the second dielectric layer formed on a portion of the conductive pedestal.
- forming the MTJ stack includes forming a patterned conductive hardmask on a stack of MTJ layers, and etching the stack of MTJ layers using an etch process that terminates on the conductive pedestal.
- forming the MTJ stack includes forming a fixed magnetic layer above the conductive pedestal, forming a tunneling layer on the fixed magnetic layer, and forming a free magnetic layer on the tunneling layer.
- forming the MTJ stack further includes forming a synthetic antiferromagnet (SAF) layer on the conductive pedestal, and forming the fixed magnetic layer on the SAF layer.
- SAF synthetic antiferromagnet
- the method further includes forming a second MTJ stack on the conductive pedestal.
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Mram Or Spin Memory Techniques (AREA)
- Hall/Mr Elements (AREA)
Abstract
Description
- Embodiments of the invention are in the field of integrated circuit fabrication and, in particular, damascene-based approaches for fabricating a pedestal for a magnetic tunnel junction (MTJ) device, and the resulting structures.
- For the past several decades, the scaling of features in integrated circuits has been a driving force behind an ever-growing semiconductor industry. Scaling to smaller and smaller features enables increased densities of functional units on the limited real estate of semiconductor chips. For example, shrinking transistor size allows for the incorporation of an increased number of memory devices on a chip, lending to the fabrication of products with increased capacity. The drive for ever-more capacity, however, is not without issue. The necessity to optimize the performance of each device becomes increasingly significant.
- Non-volatile embedded memory, e.g., on-chip embedded memory with non-volatility can enable energy and computational efficiency. However, there may be density limitations for traditional spin torque transfer magnetoresistive random access memory (STT-MRAM) integration to accommodate large write switching current and select transistor requirements. Specifically, traditional STT-MRAM has a cell size limitation due to the drive transistor requirement to provide sufficient spin current. Furthermore, such memory is associated with large write current (>100 μA) and voltage (>0.7 V) requirements of conventional magnetic tunnel junction (MTJ) based devices.
- As such, significant improvements are still needed in the area of non-volatile memory arrays based on MTJs.
-
FIGS. 1A and 1B illustrate cross-sectional views of process operations in the fabrication a magnetic tunnel junction (MTJ) device, in accordance with the prior art. -
FIG. 2 illustrates a cross-sectional view of a plurality of MTJ devices, in accordance with an embodiment of the present invention. -
FIGS. 3A-3D illustrate cross-sectional views representing various processing operations in a method of fabricating a magnetic tunnel junction (MTJ) device, in accordance with an embodiment of the present invention, wherein: -
FIG. 3A illustrates a starting structure in the method of fabricating an MTJ device, including full metal lines disposed in an ILD layer disposed above a substrate; -
FIG. 3B illustrates the structure ofFIG. 3A following recessing of the full metal lines to provide recessed metal lines; -
FIG. 3C illustrates the structure ofFIG. 3B following formation of a pedestal material layer with overburden; -
FIG. 3D illustrates the structure ofFIG. 3C following a planarization process. -
FIGS. 4A-4D illustrate cross-sectional views representing various processing operations in another method of fabricating a magnetic tunnel junction (MTJ) device, in accordance with another embodiment of the present invention, wherein: -
FIG. 4A illustrates a starting structure in the method of fabricating an MTJ device, including full metal lines disposed in an ILD layer disposed above a substrate; -
FIG. 4B illustrates the structure ofFIG. 4A following recessing of the full metal lines to provide recessed metal lines; -
FIG. 4C illustrates the structure ofFIG. 4B following selective growth of a pedestal material layer; -
FIG. 4D illustrates the structure ofFIG. 4C following a planarization process. -
FIGS. 5A and 5B illustrate cross-sectional views representing additional processing operations in a method of fabricating a magnetic tunnel junction (MTJ) device, in accordance with an embodiment of the present invention. -
FIG. 6 illustrates a block diagram of an electronic system, in accordance with an embodiment of the present invention. -
FIG. 7 illustrates a computing device in accordance with one embodiment of the invention. -
FIG. 8 illustrates an interposer that includes one or more embodiments of the invention. - Damascene-based approaches for fabricating a pedestal for a magnetic tunnel junction (MTJ) device, and the resulting structures, are described. In the following description, numerous specific details are set forth, such as specific magnetic tunnel junction (MTJ) layer regimes, in order to provide a thorough understanding of embodiments of the present invention. It will be apparent to one skilled in the art that embodiments of the present invention may be practiced without these specific details. In other instances, well-known features, such as operations associated with embedded memory, are not described in detail in order to not unnecessarily obscure embodiments of the present invention. Furthermore, it is to be understood that the various embodiments shown in the Figures are illustrative representations and are not necessarily drawn to scale.
- One or embodiments of the present invention are directed to methods for creating an etch-free pedestal MTJ device (also referred to as a pedestal free MTJ device). Embodiments may pertain to one or more of magnetic tunnel junctions (MTJs), magnetic random access memory (MRAM), or spin transfer torque magnetoresistive random access memory (STT-MRAM).
- To provide context, typical MRAM array stacks have an underlying metal layer, such as a metal line or via of a back end of line (BEOL) metallization layer. A pedestal layer is then deposited followed by MTJ layers. Reactive ion etch (RIE) chemistries used to etch such pedestal layer may cause damage to the MTJ devices and may require additional compatibility with the underlying metal layer. These constraints can be extremely challenging in the manufacturing of devices including such layers.
- In accordance with one or more embodiments described herein, a metal feature such as a metal line of a metallization layer is recessed after initial formation. A conductive pedestal layer is then deposited and polished back to a flat front or uppermost surface. The need for a pedestal etch process is thus eliminated. Processing schemes described herein may further eliminate, or at least mitigate, the need for complex integration used to protect the sidewall of the MTJ layers and/or the development of new and expensive etch chemistries. In certain embodiments, the resulting pedestal layer is smooth or flat within the surrounding inter-layer dielectric (ILD), whereas previous solutions have resulted in a pedestal metal that is higher than the surrounding ILD.
- To provide further context,
FIGS. 1A and 1B illustrate cross-sectional views of process operations in the fabrication a magnetic tunnel junction (MTJ) device, in accordance with the prior art. - Referring to
FIG. 1A , amaterial stack 100 includes asubstrate 102 having an interlayer dielectric (ILD)layer 104 thereon.Metal lines 106 are formed in the ILD layer. Acontinuous pedestal layer 108 is disposed above theILD layer 104 andmetal lines 106. AnMTJ layer stack 110 including afree layer 112, atunneling layer 114, a fixedlayer 116, and a synthetic antiferromagnet (SAF)layer 118 is formed on thecontinuous pedestal layer 108. Aconductive hardmask 120 is formed and patterned on theMTJ layer stack 110. - Referring to
FIG. 1B , theMTJ layer stack 110 is etched to form discrete MTJ stacks with patternedfree layer 124, patternedtunneling layer 126, patterned fixedlayer 128, and patternedSAF layer 130. Also,hardmask layer 120 can ultimately serve as atop electrode 132. The etch of theMTJ layer stack 110 stops on thecontinuous pedestal layer 108. However, thecontinuous pedestal layer 108 ultimately needs to be etched to isolate discrete memory elements, also referred to as dots. Thecontinuous pedestal layer 108 options can include but is not limited to ruthenium (Ru), tantalum (Ta), or titanium nitride (TiN), for example. The etch of such a layer may be difficult, especially considering that the needs to be selective to metal in trench line and the low k ILD should not be damaged. Furthermore, the sidewalls of patterned MTJ dots need to endure minimal damage, and the etch must be selective to hardmask/top electrode material. Other considerations includes that Ta or TiN layers typically require a halogen based etch, leads to device damage, and poor hardmask selectivity. On the other hand, Ru layers typically require an etch process involving oxygen, which can lead to copper (Cu) damage and ILD damage. - Addressing one or more of the above described issues, in accordance with one or more embodiments described herein, pedestal free processing is described, in that no etch patterning of the pedestal material is needed. In a generic embodiment, a process for fabricating a pedestal layer includes recessing a metal feature in a metallization layer, filling the recessed regions with a pedestal material, and polishing back to form a cladded metal line with pedestal material on top. Although a chemical mechanical planarization (CMP) process may be implemented to planarize the pedestal material to an underlying ILD layer, an etch of a continuous pedestal material is not required.
- As an exemplary structure achieved upon implementing one or more approaches described herein,
FIG. 2 illustrates a cross-sectional view of a plurality of MTJ devices, in accordance with an embodiment of the present invention. - Referring to
FIG. 2 , asemiconductor structure 200 includes a plurality ofMTJ devices 202 disposed above asubstrate 204. AnILD layer 206 is disposed above thesubstrate 204.Metal lines 208 are disposed in theILD layer 206. A conductive pedestal layer 210 (also referred to as a lower electrode) is disposed on themetal lines 208 and within theILD layer 206. In one embodiment, theconductive pedestal layer 210 is co-planar with anuppermost surface 212 of theILD layer 206, as is depicted inFIG. 2 . - Referring again to
FIG. 2 , each of theMTJ devices 202 includes a fixedlayer 214, atunneling layer 216, and afree layer 218. Optionally, in an embodiment, aSAF layer 220 is included proximate to the fixedlayer 214, as is depicted inFIG. 2 . EachMTJ device 202 also includes a hardmask/upper electrode 222 housed in anupper ILD layer 224. It is to be appreciated that the free and fixed layers may be reversed. However, if a lower SAF layer is included, the lower magnetic layer is typically a fixed layer while the upper layer serves as the free layer. It is also to be appreciated that interconnect layer(s) may be formed on top of theMTJ devices 202 ofFIG. 2 , e.g., using standard dual damascene process techniques that are well-known in the art. - It is also to be appreciated that although the
MTJ devices 202 may actually include multiple layers of very thin metal films, for the sake of simplicity the MTJ film stack is divided into 4 portions inFIG. 2 : bottom SAF and fixed magnetic MTJ films, tunnel barrier material, top free magnet MTJ films, and a MTJ top electrode layer. In an embodiment, theMTJ devices 202 are housed in a dielectric layer dedicated to memory devices. However, in other embodiments, theMTJ devices 202 are housed in a dielectric layer that is shared with a laterally adjacent metallization layer of a logic region of a chip. For example, in one embodiment, theMTJ devices 202 are embedded into a corresponding logic interconnect layer (e.g., M1, M2, M3, M4, etc.) - Using
FIG. 2 as a backdrop, structural embodiments may generally include a magnetic tunnel junction (MTJ)device 202. Ametal line 208 is disposed in adielectric layer 206 disposed above asubstrate 204. Themetal line 208 is recessed below anuppermost surface 212 of thedielectric layer 206. TheMTJ device 202 also includes aconductive pedestal 210 disposed on themetal line 208 and laterally adjacent to thedielectric layer 206. TheMTJ device 202 also includes a magnetic tunnel junction (MTJ) stack (e.g., 214, 216 and 218 and, optionally 220) disposed on theconductive pedestal 210. In one embodiment, an uppermost surface of theconductive pedestal 210 is co-planar with anuppermost surface 212 of thedielectric layer 206, as is depicted inFIG. 2 . In one embodiment, a portion of theconductive pedestal 210 is not covered by the MTJ stack, as is also depicted inFIG. 2 . In one embodiment, theMTJ device 202 further includes asecond dielectric layer 224 disposed on thedielectric layer 206 and laterally adjacent to the MTJ stack, as is also depicted inFIG. 2 . In a specific such embodiment, a portion of thesecond dielectric layer 224 is disposed on a portion of theconductive pedestal 210, as is also depicted inFIG. 2 . In one embodiment, theMTJ device 202 further includes anupper electrode 222 disposed on the MTJ stack. Theupper electrode 222 has, from a top-down perspective, substantially the same shape as the MTJ stack, as is also depicted inFIG. 2 . In one embodiment, the MTJ device further includes a second MTJ stack (e.g., three lines total shown) disposed on theconductive pedestal 210. - In a first exemplary processing scheme,
FIGS. 3A-3D illustrate cross-sectional views representing various processing operations in a method of fabricating a magnetic tunnel junction (MTJ) device, in accordance with an embodiment of the present invention. - Referring to
FIG. 3A , the fabrication approach begins with a starting structure at a stage that is post metallization layer CMP. In particular, anILD layer 206 is disposed on asubstrate 204.Full metal lines 302 are disposed in theILD layer 206. - Referring to
FIG. 3B , a controlled metal recess of thefull metal lines 302 is performed on the structure ofFIG. 3A to form recessedmetal lines 208. The recessedmetal lines 208 are recessed by amount R from theuppermost surface 304 ofILD layer 206. In an embodiment, thefull metal lines 302 are recessed to form recessed metal lines using a dry etch process. In another embodiment, thefull metal lines 302 are recessed to form recessed metal lines using a wet etch process. It is to be appreciated that the full metal lines may include a liner metal layer and a fill layer. In an embodiment, the liner metal layer and the fill metal layer are recessed to approximately the same extent. Other embodiments, however, may include recessing of the liner metal layer to a lesser or greater extent relative to the fill metal layer. - Referring to
FIG. 3C , apedestal material layer 306 is formed on the structure ofFIG. 3B . Thepedestal material layer 306 is formed on the recessedmetal lines 208 and includes anoverburden portion 308 formed above theILD layer 206. The pedestal material layer may be formed by a process such as, but not limited to, a chemical or atomic layer deposition process, a physical vapor deposition process, or an electroplating process. - Referring to
FIG. 3D , thepedestal material layer 306 of the structure ofFIG. 3C is subjected to a chemical mechanical planarization (CMP) process. The CMP process a conductive pedestal/lower electrode layer 210. In one embodiment, thepedestal layer 210 is co-planar with theuppermost surface 304 of theILD layer 206, as is depicted inFIG. 3D . Thus, in a specific embodiment, a self-aligned pedestal is achieved. Theconductive pedestal 210 is confined within and laterally adjacent to thedielectric layer 206. - In a second exemplary processing scheme,
FIGS. 4A-4D illustrate cross-sectional views representing various processing operations in a method of fabricating a magnetic tunnel junction (MTJ) device, in accordance with an embodiment of the present invention. - Referring to
FIG. 4A , the fabrication approach begins with a starting structure at a stage that is post metallization layer CMP. In particular, anILD layer 206 is disposed on asubstrate 204.Full metal lines 302 are disposed in theILD layer 206. - Referring to
FIG. 4B , a controlled metal recess of thefull metal lines 302 is performed on the structure ofFIG. 4A to form recessedmetal lines 208. The recessedmetal lines 208 are recessed by amount R from theuppermost surface 304 ofILD layer 206. In an embodiment, thefull metal lines 302 are recessed to form recessed metal lines using a dry etch process. In another embodiment, thefull metal lines 302 are recessed to form recessed metal lines using a wet etch process. It is to be appreciated that the full metal lines may include a liner metal layer and a fill layer. In an embodiment, the liner metal layer and the fill metal layer are recessed to approximately the same extent. Other embodiments, however, may include recessing of the liner metal layer to a lesser or greater extent relative to the fill metal layer. - Referring to
FIG. 4C , apedestal material layer 402 is selectively grown on the recessedmetal lines 208 of the structure ofFIG. 4B . Thepedestal material layer 402 is formed on the recessedmetal lines 208. Overburden portions are not formed since the growth is selective. However, the lines may be formed to an excess 404 having a height above theupper surface 304 of theILD layer 206 and includes anoverburden portion 404 formed above theILD layer 206. In a particular embodiment, although a full overburden may not form (such as shown inFIG. 3C ), such selective growth can have a lateral mushroom when it reaches above theILD surface 304. The pedestal material layer may be formed by a process such as, but not limited to, a chemical or atomic layer deposition process or an electroplating process. - Referring to
FIG. 4D , thepedestal material layer 402 of the structure ofFIG. 4C is subjected to a chemical mechanical planarization (CMP) process. The CMP process results in a conductive pedestal/lower electrode layer 210. In one embodiment, thepedestal layer 210 is co-planar with theuppermost surface 304 of theILD layer 206, as is depicted inFIG. 4D . Thus, in a specific embodiment, a self-aligned pedestal is achieved. Theconductive pedestal 210 is confined within and laterally adjacent to thedielectric layer 206. -
FIGS. 5A and 5B illustrate cross-sectional views representing additional processing operations in a method of fabricating a magnetic tunnel junction (MTJ) device, in accordance with an embodiment of the present invention. - Referring to
FIG. 5A , the structure ofFIG. 3D or 4D has anMTJ material stack 502 formed thereon. Cross-sectional views are shown both (i) taken along a single line and (ii) along a plurality of line ends. Aconductive hardmask 504 is formed and patterned above theMTJ material stack 502. TheMTJ material stack 502 includes a fixedlayer 506, atunneling layer 508, afree layer 510, and anoptional SAF layer 512. - Referring to
FIG. 5B , theMTJ material stack 502 is etched to providediscrete MTJ devices 202. The MTJ stack may be patterned using theconductive hardmask 504 as an etch mask. Theconductive hardmask 504 may ultimately become an upper electrode 222 (or at least a portion of an upper electrode) of an MTJ device. The structure ofFIG. 5B includessubstrate 204,ILD layer 206,metal lines 208, and pedestal/lower electrode 210 disposed withinILD layer 206 and co-planar with an uppermost surface of theILD layer 206. Each MTJ device includes a fixedlayer 214, atunneling layer 216, and afree layer 218, and, optionally, anSAF layer 220 proximate the fixedlayer 214, as is depicted inFIG. 5B . - Referring again now to
FIG. 2 , further processing of the structure ofFIG. 5B may include formation of asecond ILD layer 224. As described in association withFIG. 2 , interconnect layer(s) may be formed on top of the MTJ devices ofFIG. 2 , e.g., using standard dual damascene process trench and via patterning, barrier/seed dep, copper electroplate, and CMP processes, as are well-known in the art. - Referring again to
FIGS. 2, 3A-3D, 4A-4D, 5A and 5B , in an embodiment, the free layer MTJ film or films 218 (or, alternatively, 214) is composed of a material suitable for transitioning between a majority spin and a minority spin, depending on the application. Thus, the free magnetic layer (or memory layer) may be referred to as a ferromagnetic memory layer. In one embodiment, the free magnetic layer is composed of a layer of cobalt iron (CoFe) or cobalt iron boron (CoFeB). - Referring again to
FIGS. 2, 3A-3D, 4A-4D, 5A and 5B , in an embodiment, the dielectric ortunneling layer 216 is composed of a material suitable for allowing current of a majority spin to pass through the layer, while impeding at least to some extent current of a minority spin to pass through the layer. Thus, the dielectric or tunneling layer 216 (or spin filter layer) may be referred to as a tunneling layer. In one embodiment, the dielectric layer is composed of a material such as, but not limited to, magnesium oxide (MgO) or aluminum oxide (Al2O3). In one embodiment, the dielectric layer has a thickness of approximately 1 nanometer. - Referring again to
FIGS. 2, 3A-3D, 4A-4D, 5A and 5B , in an embodiment, the fixed layer MTJ film or films 214 (or 218 in the case that 214 is a free layer) is composed of a material or stack of materials suitable for maintaining a fixed majority spin. Thus, the fixed magnetic layer (or reference layer) may be referred to as a ferromagnetic layer. In one embodiment, the fixed magnetic layer is composed of a single layer of cobalt iron boron (CoFeB). However, in another embodiment, the fixed magnetic layer is composed of a cobalt iron boron (CoFeB) layer, ruthenium (Ru) layer, cobalt iron boron (CoFeB) layer stack. In an embodiment, as depicted, a synthetic antiferromagnet (SAF)layer 220 is disposed directly beneath the fixed layer MTJ film orfilms 214. - Referring again to
FIGS. 2, 3A-3D, 4A-4D, 5A and 5B , in an embodiment, the plurality ofconductive pedestals 210 includes a thick metal nitride layer, such as a relatively thick titanium nitride (TiN) layer or tantalum nitride (TaN) layer. In another embodiment, theconductive metal layer 210 is an essentially pure metal layer such as a layer of ruthenium (Ru) or tantalum (Ta). In one embodiment, theconductive metal layer 210 is referred to as a “thin via” layer or a bottom electrode layer. - Referring again to
FIGS. 2, 3A-3D, 4A-4D, 5A and 5B , in an embodiment, the conductive hardmask ortop electrode 222 is composed of a material or stack of materials suitable for electrically contacting the free layer MTJ film or films 218 (or, alternatively, the fixed film). In an embodiment, thetop electrode 222 is a topographically smooth electrode. In one such embodiment, thetop electrode 222 has a thickness suitable for good conductivity but has little to no columnar structure formation that would otherwise lead to a rough top surface. Such a topographically smooth electrode may be referred to as amorphous in structure. In a specific embodiment, thetop electrode 222 is composed of Ru layers interleaved with Ta layers, with a thicker layer of titanium nitride disposed thereon. Effectively, in accordance with an embodiment of the present invention, thetop electrode 222 may not be a conventional thick single metal electrode, such as a Ru electrode, but is instead a Ru/Ta interleaved materials stack. In alternative embodiments, however, thetop electrode 222 is a conventional thick single metal electrode, such as a Ta or Ru electrode. - Referring again to
FIGS. 2, 3A-3D, 4A-4D, 5A and 5B , in an embodiment, one or more interlayer dielectrics (ILD), such as inter-layer dielectric material layers 206 and 224, are used. The ILD layers may be formed using dielectric materials known for their applicability in integrated circuit structures, such as low-k dielectric materials. Examples of dielectric materials that may be used include, but are not limited to, silicon dioxide (SiO2), carbon doped oxide (CDO), silicon nitride, organic polymers such as perfluorocyclobutane or polytetrafluoroethylene, fluorosilicate glass (FSG), and organosilicates such as silsesquioxane, siloxane, or organosilicate glass. The ILD layers may include pores or air gaps to further reduce their dielectric constant. - Referring again to
FIGS. 2, 3A-3D, 4A-4D, 5A and 5B , in an embodiment, themetal lines 208 are composed of one or more metal or other conductive structures. A common example is the use of copper lines and structures that may or may not include barrier layers between the copper and surrounding ILD material. As used herein, the term metal includes alloys, stacks, and other combinations of multiple metals. For example, the metal interconnect lines may include barrier layers, stacks of different metals or alloys, etc. The interconnect lines are also sometimes referred to in the arts as traces, wires, lines, metal, or simply interconnect. - Referring again to
FIGS. 2, 3A-3D, 4A-4D, 5A and 5B , in an embodiment,substrate 204 is a semiconductor substrate. In one implementation, the semiconductor substrate may be a crystalline substrate formed using a bulk silicon or a silicon-on-insulator substructure. In other implementations, the semiconductor substrate may be formed using alternate materials, which may or may not be combined with silicon, that include but are not limited to germanium, indium antimonide, lead telluride, indium arsenide, indium phosphide, gallium arsenide, indium gallium arsenide, gallium antimonide, or other combinations of group III-V or group IV materials. Although a few examples of materials from which the substrate may be formed are described here, any material that may serve as a foundation upon which a semiconductor device may be built falls within the spirit and scope of the present invention. - It is to be appreciated that the layers and materials described in association with
FIGS. 2, 3A-3D, 4A-4D, 5A and 5B are typically formed on or above an underlying semiconductor substrate or structure, such as underlying device layer(s) of an integrated circuit. In an embodiment, anunderlying semiconductor substrate 204 represents a general workpiece object used to manufacture integrated circuits. The semiconductor substrate often includes a wafer or other piece of silicon or another semiconductor material. Suitable semiconductor substrates include, but are not limited to, single crystal silicon, polycrystalline silicon and silicon on insulator (SOD, as well as similar substrates formed of other semiconductor materials. The semiconductor substrate, depending on the stage of manufacture, often includes transistors, integrated circuitry, and the like. The substrate may also include semiconductor materials, metals, dielectrics, dopants, and other materials commonly found in semiconductor substrates. In one embodiment, the illustrated structures depicted inFIGS. 2, 3A-3D, 4A-4D, 5A and 5B are fabricated on underlying transistor or other semiconductor device layer(s) formed in or above thesubstrate 204. In another embodiment, the illustrated structures depicted inFIGS. 2, 3A-3D, 4A-4D, 5A and 5B are fabricated on underlying lower level interconnect layers formed above thesubstrate 204. - Although the above damascene-based approaches for fabricating a pedestal for a magnetic tunnel junction (MTJ) device have been described in detail with respect to select operations, it is to be appreciated that additional or intermediate operations for fabrication may include standard microelectronic fabrication processes such as lithography, etch, thin films deposition, planarization (such as chemical mechanical polishing (CMP)), diffusion, metrology, the use of sacrificial layers, the use of etch stop layers, the use of planarization stop layers, and/or any other associated action with microelectronic component fabrication.
- It is also to be appreciated that in certain aspects and at least some embodiments of the present invention, certain terms hold certain definable meanings. For example, a “free” magnetic layer is a magnetic layer storing a computational variable. A “fixed” magnetic layer is a magnetic layer with fixed magnetization (magnetically harder than the free magnetic layer). A tunneling barrier, such as a tunneling dielectric or tunneling oxide, is one located between free and fixed magnetic layers. A fixed magnetic layer may be patterned to create inputs and outputs to an associated circuit. Magnetization may be written by spin hall effect. Magnetization may be read via the tunneling magneto-resistance effect while applying a voltage. In an embodiment, the role of the dielectric layer is to cause a large magneto-resistance ratio. The magneto-resistance is the ratio of the difference between resistances when the two ferromagnetic layers have anti-parallel magnetizations and the resistance of the state with the parallel magnetizations over the resistance of the state with parallel magnetizations.
- In an embodiment, the MTJ functions essentially as a resistor, where the resistance of an electrical path through the MTJ may exist in two resistive states, either “high” or “low,” depending on the direction or orientation of magnetization in the free magnetic layer and in the fixed magnetic layer. In the case that the spin direction is of minority in the free magnetic layer, a high resistive state exists, wherein direction of magnetization in the free magnetic layer and the fixed magnetic layer are substantially opposed or anti-parallel with one another. In the case that the spin direction is of majority in the free magnetic layer, a low resistive state exists, wherein the direction of magnetization in the free magnetic layer and the fixed magnetic layer is substantially aligned or parallel with one another. It is to be understood that the terms “low” and “high” with regard to the resistive state of the MTJ are relative to one another. In other words, the high resistive state is merely a detectibly higher resistance than the low resistive state, and vice versa. Thus, with a detectible difference in resistance, the low and high resistive states can represent different bits of information (i.e. a “0” or a “1”).
- Thus, the MTJ may store a single bit of information (“0” or “1”) by its state of magnetization. The information stored in the MTJ is sensed by driving a current through the MTJ. The free magnetic layer does not require power to retain its magnetic orientations. As such, the state of the MTJ is preserved when power to the device is removed. Therefore, a memory bit cell such as depicted in
FIG. 1 is, in an embodiment, non-volatile. - In accordance with an embodiment of the present invention, each bit of data is stored in a separate magnetic tunnel junction (MTJ). The MTJ is a magnetic element that includes two magnetic layers separated by a thin insulating tunnel barrier layer. One of the magnetic layers is referred to as the reference layer, the fixed layer, or the pinned magnetic layer, and it provides a stable reference magnetic orientation. The bit is stored in the second magnetic layer which is called the free layer, and the orientation of the magnetic moment of the free layer can be either in one of two states—parallel to the reference layer or anti-parallel to the reference layer. Because of the tunneling magneto-resistance (TMR) effect, the electrical resistance of the anti-parallel state is significantly higher compared to the parallel state. To write information in a STT-MRAM device, the spin transfer torque effect is used to switch the free layer from the parallel to anti-parallel state and vice versa. The passing of current through the MTJ produces spin polarized current, which results in a torque being applied to the magnetization of the free layer. When the spin polarized current is sufficiently strong, enough torque is applied to the free layer to cause its magnetic orientation to change, thus allowing for bits to be written. To read the stored bit, the sensing circuitry measures the resistance of the MTJ. Since the sensing circuitry needs to determine whether the MTJ is in the low resistance (e.g. parallel) state or in the high resistance state (e.g. anti-parallel) with acceptable signal-to-noise, the STT-MRAM cell needs to be designed such that the overall electrical resistance and resistance variation of the cell are minimized.
- Relating to one or more embodiments described herein, it is to be appreciated that traditional DRAM memory is facing severe scaling issues and, so, other types of memory devices are being actively explored in the electronics industry. One future contender is STT-MRAM devices. Embodiments described herein include a fabrication method for embedding STT-MRAM bit cell arrays into a logic process technology. Embodiments described may be advantageous for processing schemes involving the fabrication of logic processors with embedded memory arrays.
- In an embodiment, transistors associated with
substrate 204 are metal-oxide-semiconductor field-effect transistors (MOSFET or simply MOS transistors), fabricated on thesubstrate 204. In various implementations of the invention, the MOS transistors may be planar transistors, nonplanar transistors, or a combination of both. Nonplanar transistors include FinFET transistors such as double-gate transistors and tri-gate transistors, and wrap-around or all-around gate transistors such as nanoribbon and nanowire transistors. - In an embodiment, each MOS transistor of
substrate 204 includes a gate stack formed of at least two layers, a gate dielectric layer and a gate electrode layer. The gate dielectric layer may include one layer or a stack of layers. The one or more layers may include silicon oxide, silicon dioxide (Sift) and/or a high-k dielectric material. The high-k dielectric material may include elements such as hafnium, silicon, oxygen, titanium, tantalum, lanthanum, aluminum, zirconium, barium, strontium, yttrium, lead, scandium, niobium, and zinc. Examples of high-k materials that may be used in the gate dielectric layer include, but are not limited to, hafnium oxide, hafnium silicon oxide, lanthanum oxide, lanthanum aluminum oxide, zirconium oxide, zirconium silicon oxide, tantalum oxide, titanium oxide, barium strontium titanium oxide, barium titanium oxide, strontium titanium oxide, yttrium oxide, aluminum oxide, lead scandium tantalum oxide, and lead zinc niobate. In some embodiments, an annealing process may be carried out on the gate dielectric layer to improve its quality when a high-k material is used. - The gate electrode layer of each MOS transistor of
substrate 204 is formed on the gate dielectric layer and may consist of at least one P-type workfunction metal or N-type workfunction metal, depending on whether the transistor is to be a PMOS or an NMOS transistor. In some implementations, the gate electrode layer may consist of a stack of two or more metal layers, where one or more metal layers are workfunction metal layers and at least one metal layer is a fill metal layer. - For a PMOS transistor, metals that may be used for the gate electrode include, but are not limited to, ruthenium, palladium, platinum, cobalt, nickel, and conductive metal oxides, e.g., ruthenium oxide. A P-type metal layer will enable the formation of a PMOS gate electrode with a workfunction that is between about 4.9 eV and about 5.2 eV. For an NMOS transistor, metals that may be used for the gate electrode include, but are not limited to, hafnium, zirconium, titanium, tantalum, aluminum, alloys of these metals, and carbides of these metals such as hafnium carbide, zirconium carbide, titanium carbide, tantalum carbide, and aluminum carbide. An N-type metal layer will enable the formation of an NMOS gate electrode with a workfunction that is between about 3.9 eV and about 4.2 eV.
- In some implementations, the gate electrode may consist of a “U”-shaped structure that includes a bottom portion substantially parallel to the surface of the substrate and two sidewall portions that are substantially perpendicular to the top surface of the substrate. In another implementation, at least one of the metal layers that form the gate electrode may simply be a planar layer that is substantially parallel to the top surface of the substrate and does not include sidewall portions substantially perpendicular to the top surface of the substrate. In further implementations of the invention, the gate electrode may consist of a combination of U-shaped structures and planar, non-U-shaped structures. For example, the gate electrode may consist of one or more U-shaped metal layers formed atop one or more planar, non-U-shaped layers.
- In some implementations of the invention, a pair of sidewall spacers may be formed on opposing sides of the gate stack that bracket the gate stack. The sidewall spacers may be formed from a material such as silicon nitride, silicon oxide, silicon carbide, silicon nitride doped with carbon, and silicon oxynitride. Processes for forming sidewall spacers are well known in the art and generally include deposition and etching process steps. In an alternate implementation, a plurality of spacer pairs may be used, for instance, two pairs, three pairs, or four pairs of sidewall spacers may be formed on opposing sides of the gate stack.
- As is well known in the art, source and drain regions are formed within the substrate adjacent to the gate stack of each MOS transistor. The source and drain regions are generally formed using either an implantation/diffusion process or an etching/deposition process. In the former process, dopants such as boron, aluminum, antimony, phosphorous, or arsenic may be ion-implanted into the substrate to form the source and drain regions. An annealing process that activates the dopants and causes them to diffuse further into the substrate typically follows the ion implantation process. In the latter process, the substrate may first be etched to form recesses at the locations of the source and drain regions. An epitaxial deposition process may then be carried out to fill the recesses with material that is used to fabricate the source and drain regions. In some implementations, the source and drain regions may be fabricated using a silicon alloy such as silicon germanium or silicon carbide. In some implementations the epitaxially deposited silicon alloy may be doped in situ with dopants such as boron, arsenic, or phosphorous. In further embodiments, the source and drain regions may be formed using one or more alternate semiconductor materials such as germanium or a group III-V material or alloy. And in further embodiments, one or more layers of metal and/or metal alloys may be used to form the source and drain regions.
-
FIG. 6 illustrates a block diagram of anelectronic system 600, in accordance with an embodiment of the present invention. Theelectronic system 600 can correspond to, for example, a portable system, a computer system, a process control system, or any other system that utilizes a processor and an associated memory. Theelectronic system 600 may include a microprocessor 602 (having aprocessor 604 and control unit 606), amemory device 608, and an input/output device 610 (it is to be understood that theelectronic system 600 may have a plurality of processors, control units, memory device units and/or input/output devices in various embodiments). In one embodiment, theelectronic system 600 has a set of instructions that define operations which are to be performed on data by theprocessor 604, as well as, other transactions between theprocessor 604, thememory device 608, and the input/output device 610. Thecontrol unit 606 coordinates the operations of theprocessor 604, thememory device 608 and the input/output device 610 by cycling through a set of operations that cause instructions to be retrieved from thememory device 608 and executed. Thememory device 608 can include STT-MRAM memory arrays integrated into a logic processor, as described herein. In an embodiment, thememory device 608 is embedded in themicroprocessor 602, as depicted inFIG. 6 . -
FIG. 7 illustrates acomputing device 700 in accordance with one embodiment of the invention. Thecomputing device 700 houses aboard 702. Theboard 702 may include a number of components, including but not limited to aprocessor 704 and at least onecommunication chip 706. Theprocessor 704 is physically and electrically coupled to theboard 702. In some implementations the at least onecommunication chip 706 is also physically and electrically coupled to theboard 702. In further implementations, thecommunication chip 706 is part of theprocesssor 704. - Depending on its applications,
computing device 700 may include other components that may or may not be physically and electrically coupled to theboard 702. These other components include, but are not limited to, volatile memory (e.g., DRAM), non-volatile memory (e.g., ROM), flash memory, a graphics processor, a digital signal processor, a crypto processor, a chipset, an antenna, a display, a touchscreen display, a touchscreen controller, a battery, an audio codec, a video codec, a power amplifier, a global positioning system (GPS) device, a compass, an accelerometer, a gyroscope, a speaker, a camera, and a mass storage device (such as hard disk drive, compact disk (CD), digital versatile disk (DVD), and so forth). - The
communication chip 706 enables wireless communications for the transfer of data to and from thecomputing device 700. The term “wireless” and its derivatives may be used to describe circuits, devices, systems, methods, techniques, communications channels, etc., that may communicate data through the use of modulated electromagnetic radiation through a non-solid medium. The term does not imply that the associated devices do not contain any wires, although in some embodiments they might not. Thecommunication chip 706 may implement any of a number of wireless standards or protocols, including but not limited to Wi-Fi (IEEE 802.11 family), WiMAX (IEEE 802.16 family), IEEE 802.20, long term evolution (LTE), Ev-DO, HSPA+, HSDPA+, HSUPA+, EDGE, GSM, GPRS, CDMA, TDMA, DECT, Bluetooth, derivatives thereof, as well as any other wireless protocols that are designated as 3G, 4G, 5G, and beyond. Thecomputing device 700 may include a plurality ofcommunication chips 706. For instance, afirst communication chip 706 may be dedicated to shorter range wireless communications such as Wi-Fi and Bluetooth and asecond communication chip 706 may be dedicated to longer range wireless communications such as GPS, EDGE, GPRS, CDMA, WiMAX, LTE, Ev-DO, and others. - The
processor 704 of thecomputing device 700 includes an integrated circuit die packaged within theprocessor 704. In some implementations of embodiments of the invention, the integrated circuit die of the processor includes one or more arrays, such as STT-MRAM memory arrays integrated into a logic processor, built in accordance with embodiments of the present invention. The term “processor” may refer to any device or portion of a device that processes electronic data from registers and/or memory to transform that electronic data into other electronic data that may be stored in registers and/or memory. - The
communication chip 706 also includes an integrated circuit die packaged within thecommunication chip 706. In accordance with another implementation of an embodiment of the invention, the integrated circuit die of the communication chip includes STT-MRAM memory arrays integrated into a logic processor, built in accordance with embodiments of the present invention. - In further implementations, another component housed within the
computing device 700 may contain a stand-alone integrated circuit memory die that includes one or more arrays, such as STT-MRAM memory arrays integrated into a logic processor, built in accordance with embodiments of the present invention. - In various implementations, the
computing device 700 may be a laptop, a netbook, a notebook, an ultrabook, a smartphone, a tablet, a personal digital assistant (PDA), an ultra-mobile PC, a mobile phone, a desktop computer, a server, a printer, a scanner, a monitor, a set-top box, an entertainment control unit, a digital camera, a portable music player, or a digital video recorder. In further implementations, thecomputing device 700 may be any other electronic device that processes data. - Accordingly, one or more embodiments of the present invention relate generally to the fabrication of embedded microelectronic memory. The microelectronic memory may be non-volatile, wherein the memory can retain stored information even when not powered. One or more embodiments of the present invention relate to the fabrication of STT-MRAM memory arrays integrated into a logic processor. Such arrays may be used in an embedded non-volatile memory, either for its non-volatility, or as a replacement for embedded dynamic random access memory (eDRAM). For example, such an array may be used for 1T-1X memory or 2T-1X memory (X=capacitor or resistor) at competitive cell sizes within a given technology node.
-
FIG. 8 illustrates aninterposer 800 that includes one or more embodiments of the invention. Theinterposer 800 is an intervening substrate used to bridge afirst substrate 802 to a second substrate 804. Thefirst substrate 802 may be, for instance, an integrated circuit die. The second substrate 804 may be, for instance, a memory module, a computer motherboard, or another integrated circuit die. Generally, the purpose of aninterposer 800 is to spread a connection to a wider pitch or to reroute a connection to a different connection. For example, aninterposer 800 may couple an integrated circuit die to a ball grid array (BGA) 806 that can subsequently be coupled to the second substrate 804. In some embodiments, the first andsecond substrates 802/804 are attached to opposing sides of theinterposer 800. In other embodiments, the first andsecond substrates 802/804 are attached to the same side of theinterposer 800. And in further embodiments, three or more substrates are interconnected by way of theinterposer 800. - The
interposer 800 may be formed of an epoxy resin, a fiberglass-reinforced epoxy resin, a ceramic material, or a polymer material such as polyimide. In further implementations, the interposer may be formed of alternate rigid or flexible materials that may include the same materials described above for use in a semiconductor substrate, such as silicon, germanium, and other group III-V and group IV materials. - The interposer may include
metal interconnects 808 and vias 810, including but not limited to through-silicon vias (TSVs) 812. Theinterposer 800 may further include embeddeddevices 814, including both passive and active devices. Such devices include, but are not limited to, capacitors, decoupling capacitors, resistors, inductors, fuses, diodes, transformers, sensors, and electrostatic discharge (ESD) devices. More complex devices such as radio-frequency (RF) devices, power amplifiers, power management devices, antennas, arrays, sensors, and MEMS devices may also be formed on theinterposer 800. In accordance with embodiments of the invention, apparatuses or processes disclosed herein may be used in the fabrication ofinterposer 800. - Thus, embodiments of the present invention include damascene-based approaches for fabricating a pedestal for a magnetic tunnel junction (MTJ) device, and the resulting structures.
- In an embodiment, a magnetic tunnel junction (MTJ) device includes a metal line disposed in a dielectric layer disposed above a substrate, the metal line recessed below an uppermost surface of the dielectric layer. The MTJ device also includes a conductive pedestal disposed on the metal line and laterally adjacent to the dielectric layer. The MTJ device also includes a magnetic tunnel junction (MTJ) stack disposed on the conductive pedestal.
- In one embodiment, an uppermost surface of the conductive pedestal is co-planar with the uppermost surface of the dielectric layer.
- In one embodiment, a portion of the conductive pedestal is not covered by the MTJ stack.
- In one embodiment, the MTJ device further includes a second dielectric layer disposed on the dielectric layer and laterally adjacent to the MTJ stack. A portion of the second dielectric layer is disposed on a portion of the conductive pedestal.
- In one embodiment, the MTJ device further includes an upper electrode disposed on the MTJ stack. The upper electrode has, from a top-down perspective, substantially the same shape as the MTJ stack.
- In one embodiment, the MTJ stack includes a fixed magnetic layer disposed above the conductive pedestal, a tunneling layer disposed on the fixed magnetic layer, and a free magnetic layer disposed on the tunneling layer.
- In one embodiment, the MTJ stack further includes a synthetic antiferromagnet (SAF) layer disposed directly between the fixed magnetic layer and the conductive pedestal.
- In one embodiment, the MTJ device further includes a second MTJ stack disposed on the conductive pedestal.
- In an embodiment, a method of fabricating a magnetic tunnel junction (MTJ) device includes forming a metal line in a dielectric layer formed above a substrate, recessing the metal line below an uppermost surface of the dielectric layer, forming a conductive layer on the recessed metal line and over the uppermost surface of the dielectric layer, planarizing the conductive layer to form a conductive pedestal on the metal line, the conductive pedestal confined within and laterally adjacent to the dielectric layer, and forming a magnetic tunnel junction (MTJ) stack on the conductive pedestal.
- In one embodiment, planarizing the conductive layer includes forming an uppermost surface of the conductive pedestal co-planar with the uppermost surface of the dielectric layer.
- In one embodiment, forming the MTJ stack includes forming the MTJ stack on only a portion of the conductive pedestal.
- In one embodiment, the method further includes forming a second dielectric layer on the dielectric layer and laterally adjacent to the MTJ stack, a portion of the second dielectric layer formed on a portion of the conductive pedestal.
- In one embodiment, forming the MTJ stack includes forming a patterned conductive hardmask on a stack of MTJ layers, and etching the stack of MTJ layers using an etch process that terminates on the conductive pedestal.
- In one embodiment, forming the MTJ stack includes forming a fixed magnetic layer above the conductive pedestal, forming a tunneling layer on the fixed magnetic layer, and forming a free magnetic layer on the tunneling layer.
- In one embodiment, forming the MTJ stack further includes forming a synthetic antiferromagnet (SAF) layer on the conductive pedestal, and forming the fixed magnetic layer on the SAF layer.
- In one embodiment, the method further includes forming a second MTJ stack on the conductive pedestal.
- In an embodiment, a method of fabricating a magnetic tunnel junction (MTJ) device includes forming a metal line in a dielectric layer formed above a substrate, recessing the metal line below an uppermost surface of the dielectric layer, selectively forming a conductive layer on the recessed metal line to a height above the uppermost surface of the dielectric layer, planarizing the conductive layer to form a conductive pedestal on the metal line, the conductive pedestal confined within and laterally adjacent to the dielectric layer, and forming a magnetic tunnel junction (MTJ) stack on the conductive pedestal.
- In one embodiment, planarizing the conductive layer includes forming an uppermost surface of the conductive pedestal co-planar with the uppermost surface of the dielectric layer.
- In one embodiment, forming the MTJ stack includes forming the MTJ stack on only a portion of the conductive pedestal.
- In one embodiment, the method further includes forming a second dielectric layer on the dielectric layer and laterally adjacent to the MTJ stack, a portion of the second dielectric layer formed on a portion of the conductive pedestal.
- In one embodiment, forming the MTJ stack includes forming a patterned conductive hardmask on a stack of MTJ layers, and etching the stack of MTJ layers using an etch process that terminates on the conductive pedestal.
- In one embodiment, forming the MTJ stack includes forming a fixed magnetic layer above the conductive pedestal, forming a tunneling layer on the fixed magnetic layer, and forming a free magnetic layer on the tunneling layer.
- In one embodiment, forming the MTJ stack further includes forming a synthetic antiferromagnet (SAF) layer on the conductive pedestal, and forming the fixed magnetic layer on the SAF layer.
- In one embodiment, the method further includes forming a second MTJ stack on the conductive pedestal.
Claims (24)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/US2016/025273 WO2017171795A1 (en) | 2016-03-31 | 2016-03-31 | Damascene-based approaches for fabricating a pedestal for a magnetic tunnel junction (mtj) device and the resulting structures |
Publications (1)
Publication Number | Publication Date |
---|---|
US20200066967A1 true US20200066967A1 (en) | 2020-02-27 |
Family
ID=59965076
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/068,078 Abandoned US20200066967A1 (en) | 2016-03-31 | 2016-03-31 | Damascene-based approaches for fabricating a pedestal for a magnetic tunnel junction (mtj) device and the resulting structures |
Country Status (3)
Country | Link |
---|---|
US (1) | US20200066967A1 (en) |
TW (1) | TW201742241A (en) |
WO (1) | WO2017171795A1 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10868240B2 (en) * | 2019-02-20 | 2020-12-15 | Allegro Microsystems, Llc | Electronic circuit structure and method of fabricating electronic circuit structure having magnetoresistance element with improved electrical contacts |
CN112655094A (en) * | 2020-12-01 | 2021-04-13 | 长江先进存储产业创新中心有限责任公司 | Novel recessed pad limiting cell structure with reduced programming current and thermal cross talk for 3D X point memory and method of manufacture |
US11193989B2 (en) | 2018-07-27 | 2021-12-07 | Allegro Microsystems, Llc | Magnetoresistance assembly having a TMR element disposed over or under a GMR element |
US11630169B1 (en) | 2022-01-17 | 2023-04-18 | Allegro Microsystems, Llc | Fabricating a coil above and below a magnetoresistance element |
US11782105B2 (en) | 2022-01-17 | 2023-10-10 | Allegro Microsystems, Llc | Fabricating planarized coil layer in contact with magnetoresistance element |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10868237B2 (en) | 2018-08-27 | 2020-12-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Self-aligned encapsulation hard mask to separate physically under-etched MTJ cells to reduce conductive R-deposition |
US11424403B2 (en) | 2020-02-21 | 2022-08-23 | International Business Machines Corporation | Magnetoresistive random-access memory cell having a metal line connection |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050260773A1 (en) * | 2004-05-19 | 2005-11-24 | Headway Technologies, Inc. | MRAM cell structure and method of fabrication |
US20170092846A1 (en) * | 2014-07-07 | 2017-03-30 | Intel Corporation | Spin-transfer torque memory (sttm) devices having magnetic contacts |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6946698B1 (en) * | 2004-04-02 | 2005-09-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | MRAM device having low-k inter-metal dielectric |
US7445943B2 (en) * | 2006-10-19 | 2008-11-04 | Everspin Technologies, Inc. | Magnetic tunnel junction memory and method with etch-stop layer |
US7826258B2 (en) * | 2008-03-24 | 2010-11-02 | Carnegie Mellon University | Crossbar diode-switched magnetoresistive random access memory system |
US9343662B2 (en) * | 2013-09-12 | 2016-05-17 | Globalfoundries Singapore Pte. Ltd. | Magnetic memory device and method of forming thereof |
US9142762B1 (en) * | 2014-03-28 | 2015-09-22 | Qualcomm Incorporated | Magnetic tunnel junction and method for fabricating a magnetic tunnel junction |
-
2016
- 2016-03-31 WO PCT/US2016/025273 patent/WO2017171795A1/en active Application Filing
- 2016-03-31 US US16/068,078 patent/US20200066967A1/en not_active Abandoned
-
2017
- 2017-02-22 TW TW106105981A patent/TW201742241A/en unknown
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050260773A1 (en) * | 2004-05-19 | 2005-11-24 | Headway Technologies, Inc. | MRAM cell structure and method of fabrication |
US20170092846A1 (en) * | 2014-07-07 | 2017-03-30 | Intel Corporation | Spin-transfer torque memory (sttm) devices having magnetic contacts |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11193989B2 (en) | 2018-07-27 | 2021-12-07 | Allegro Microsystems, Llc | Magnetoresistance assembly having a TMR element disposed over or under a GMR element |
US10868240B2 (en) * | 2019-02-20 | 2020-12-15 | Allegro Microsystems, Llc | Electronic circuit structure and method of fabricating electronic circuit structure having magnetoresistance element with improved electrical contacts |
CN112655094A (en) * | 2020-12-01 | 2021-04-13 | 长江先进存储产业创新中心有限责任公司 | Novel recessed pad limiting cell structure with reduced programming current and thermal cross talk for 3D X point memory and method of manufacture |
WO2022115984A1 (en) * | 2020-12-01 | 2022-06-09 | Yangtze Advanced Memory Industrial Innovation Center Co., Ltd | Novel recess liner confined cell structure and fabrication method with reduced programming current and thermal cross talk for 3d x-point memory |
US11630169B1 (en) | 2022-01-17 | 2023-04-18 | Allegro Microsystems, Llc | Fabricating a coil above and below a magnetoresistance element |
US11782105B2 (en) | 2022-01-17 | 2023-10-10 | Allegro Microsystems, Llc | Fabricating planarized coil layer in contact with magnetoresistance element |
Also Published As
Publication number | Publication date |
---|---|
WO2017171795A1 (en) | 2017-10-05 |
TW201742241A (en) | 2017-12-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11393873B2 (en) | Approaches for embedding spin hall MTJ devices into a logic processor and the resulting structures | |
US20190013353A1 (en) | Approaches for integrating stt-mram memory arrays into a logic processor and the resulting structures | |
US10868233B2 (en) | Approaches for strain engineering of perpendicular magnetic tunnel junctions (pMTJs) and the resulting structures | |
US11469268B2 (en) | Damascene-based approaches for embedding spin hall MTJ devices into a logic processor and the resulting structures | |
US11367749B2 (en) | Spin orbit torque (SOT) memory devices and their methods of fabrication | |
US11640995B2 (en) | Ferroelectric field effect transistors (FeFETs) having band-engineered interface layer | |
US11374164B2 (en) | Multi-layer spin orbit torque electrodes for perpendicular magnetic random access memory | |
US20200066967A1 (en) | Damascene-based approaches for fabricating a pedestal for a magnetic tunnel junction (mtj) device and the resulting structures | |
US20200144293A1 (en) | Ferroelectric field effect transistors (fefets) having ambipolar channels | |
US11574666B2 (en) | Spin orbit torque memory devices and methods of fabrication | |
US11386951B2 (en) | Multi-level magnetic tunnel junction (MTJ) devices including mobile magnetic skyrmions or ferromagnetic domains | |
US20200227474A1 (en) | Spin orbit torque memory devices and methods of fabrication | |
CN110660900A (en) | Magnetic memory device with layered electrodes and method of manufacture | |
US10504962B2 (en) | Unipolar current switching in perpendicular magnetic tunnel junction (pMTJ) devices through reduced bipolar coercivity | |
WO2018236356A1 (en) | Ferroelectric field effect transistors (fefets) having compound semiconductor channels | |
US20200313076A1 (en) | Spin orbit memory devices with enhanced tunneling magnetoresistance ratio (tmr) and methods of fabrication | |
US11189790B2 (en) | Spacer-based patterning for tight-pitch and low-variability random access memory (RAM) bit cells and the resulting structures | |
WO2018236360A1 (en) | Phase field effect transistors having ferroelectric gate dielectrics | |
WO2018101956A1 (en) | Self-aligned electrode nano-contacts for non-volatile random access memory (ram) bit cells |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: ADVISORY ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE AFTER FINAL ACTION FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: ADVISORY ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |