US20190393345A1 - Transistor with asymmetric source/drain overlap - Google Patents
Transistor with asymmetric source/drain overlap Download PDFInfo
- Publication number
- US20190393345A1 US20190393345A1 US16/291,931 US201916291931A US2019393345A1 US 20190393345 A1 US20190393345 A1 US 20190393345A1 US 201916291931 A US201916291931 A US 201916291931A US 2019393345 A1 US2019393345 A1 US 2019393345A1
- Authority
- US
- United States
- Prior art keywords
- source
- region
- drain
- effect transistor
- asymmetric field
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 230000005669 field effect Effects 0.000 claims abstract description 36
- 239000004065 semiconductor Substances 0.000 claims description 80
- 239000000758 substrate Substances 0.000 claims description 78
- 125000006850 spacer group Chemical group 0.000 claims description 50
- 238000002955 isolation Methods 0.000 claims description 8
- 239000000463 material Substances 0.000 abstract description 56
- 230000003071 parasitic effect Effects 0.000 abstract description 3
- 239000002243 precursor Substances 0.000 abstract description 3
- 238000000034 method Methods 0.000 description 76
- 239000010410 layer Substances 0.000 description 64
- 229910052751 metal Inorganic materials 0.000 description 31
- 239000002184 metal Substances 0.000 description 31
- 238000000407 epitaxy Methods 0.000 description 23
- 238000004519 manufacturing process Methods 0.000 description 21
- 238000005530 etching Methods 0.000 description 18
- 230000015572 biosynthetic process Effects 0.000 description 16
- 238000000151 deposition Methods 0.000 description 15
- 238000005229 chemical vapour deposition Methods 0.000 description 14
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 13
- 239000002019 doping agent Substances 0.000 description 13
- 229910052710 silicon Inorganic materials 0.000 description 13
- 239000010703 silicon Substances 0.000 description 13
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 11
- 238000000231 atomic layer deposition Methods 0.000 description 10
- 230000008021 deposition Effects 0.000 description 10
- 239000000945 filler Substances 0.000 description 10
- 238000012545 processing Methods 0.000 description 9
- 238000005240 physical vapour deposition Methods 0.000 description 8
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 8
- 229910052581 Si3N4 Inorganic materials 0.000 description 7
- 238000005137 deposition process Methods 0.000 description 7
- 239000000203 mixture Substances 0.000 description 7
- 235000012431 wafers Nutrition 0.000 description 7
- 229910052782 aluminium Inorganic materials 0.000 description 6
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 6
- 238000005253 cladding Methods 0.000 description 6
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 6
- 239000000126 substance Substances 0.000 description 6
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 5
- 229910003481 amorphous carbon Inorganic materials 0.000 description 5
- 239000003989 dielectric material Substances 0.000 description 5
- 238000009792 diffusion process Methods 0.000 description 5
- 238000001704 evaporation Methods 0.000 description 5
- 230000008020 evaporation Effects 0.000 description 5
- -1 i.e. Substances 0.000 description 5
- 239000012212 insulator Substances 0.000 description 5
- 150000002500 ions Chemical class 0.000 description 5
- 239000010936 titanium Substances 0.000 description 5
- QGZKDVFQNNGYKY-UHFFFAOYSA-N Ammonia Chemical compound N QGZKDVFQNNGYKY-UHFFFAOYSA-N 0.000 description 4
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- 229910021417 amorphous silicon Inorganic materials 0.000 description 4
- 230000008901 benefit Effects 0.000 description 4
- 239000007789 gas Substances 0.000 description 4
- 239000010931 gold Substances 0.000 description 4
- 239000012535 impurity Substances 0.000 description 4
- 239000007769 metal material Substances 0.000 description 4
- 238000012986 modification Methods 0.000 description 4
- 230000004048 modification Effects 0.000 description 4
- 239000002135 nanosheet Substances 0.000 description 4
- 239000002070 nanowire Substances 0.000 description 4
- 238000000059 patterning Methods 0.000 description 4
- 238000001020 plasma etching Methods 0.000 description 4
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 3
- 239000010941 cobalt Substances 0.000 description 3
- 229910017052 cobalt Inorganic materials 0.000 description 3
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 3
- 239000004020 conductor Substances 0.000 description 3
- 230000000670 limiting effect Effects 0.000 description 3
- 229910044991 metal oxide Inorganic materials 0.000 description 3
- 150000004706 metal oxides Chemical class 0.000 description 3
- 150000002739 metals Chemical class 0.000 description 3
- 150000004767 nitrides Chemical class 0.000 description 3
- 238000007747 plating Methods 0.000 description 3
- 229910052697 platinum Inorganic materials 0.000 description 3
- 230000002829 reductive effect Effects 0.000 description 3
- 229910052814 silicon oxide Inorganic materials 0.000 description 3
- 238000004544 sputter deposition Methods 0.000 description 3
- 229910052719 titanium Inorganic materials 0.000 description 3
- 238000012546 transfer Methods 0.000 description 3
- 238000009966 trimming Methods 0.000 description 3
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 3
- 229910052721 tungsten Inorganic materials 0.000 description 3
- 239000010937 tungsten Substances 0.000 description 3
- 238000001039 wet etching Methods 0.000 description 3
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 2
- XPDWGBQVDMORPB-UHFFFAOYSA-N Fluoroform Chemical compound FC(F)F XPDWGBQVDMORPB-UHFFFAOYSA-N 0.000 description 2
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 2
- CBENFWSGALASAD-UHFFFAOYSA-N Ozone Chemical compound [O-][O+]=O CBENFWSGALASAD-UHFFFAOYSA-N 0.000 description 2
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 description 2
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 2
- QAOWNCQODCNURD-UHFFFAOYSA-N Sulfuric acid Chemical compound OS(O)(=O)=O QAOWNCQODCNURD-UHFFFAOYSA-N 0.000 description 2
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 2
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 2
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 2
- 229910021529 ammonia Inorganic materials 0.000 description 2
- 238000000137 annealing Methods 0.000 description 2
- 238000001505 atmospheric-pressure chemical vapour deposition Methods 0.000 description 2
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 2
- 239000005380 borophosphosilicate glass Substances 0.000 description 2
- 238000000224 chemical solution deposition Methods 0.000 description 2
- 150000001875 compounds Chemical class 0.000 description 2
- 239000013078 crystal Substances 0.000 description 2
- 230000003247 decreasing effect Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 2
- 229910052737 gold Inorganic materials 0.000 description 2
- 238000004050 hot filament vapor deposition Methods 0.000 description 2
- 238000011065 in-situ storage Methods 0.000 description 2
- 238000009616 inductively coupled plasma Methods 0.000 description 2
- 238000005468 ion implantation Methods 0.000 description 2
- MRELNEQAGSRDBK-UHFFFAOYSA-N lanthanum(3+);oxygen(2-) Chemical compound [O-2].[O-2].[O-2].[La+3].[La+3] MRELNEQAGSRDBK-UHFFFAOYSA-N 0.000 description 2
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 2
- 229910052760 oxygen Inorganic materials 0.000 description 2
- 239000001301 oxygen Substances 0.000 description 2
- 229910052763 palladium Inorganic materials 0.000 description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 2
- 238000001289 rapid thermal chemical vapour deposition Methods 0.000 description 2
- 229910052715 tantalum Inorganic materials 0.000 description 2
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 2
- 238000000038 ultrahigh vacuum chemical vapour deposition Methods 0.000 description 2
- 229910000951 Aluminide Inorganic materials 0.000 description 1
- VHUUQVKOLVNVRT-UHFFFAOYSA-N Ammonium hydroxide Chemical compound [NH4+].[OH-] VHUUQVKOLVNVRT-UHFFFAOYSA-N 0.000 description 1
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 description 1
- 244000208734 Pisonia aculeata Species 0.000 description 1
- KJTLSVCANCCWHF-UHFFFAOYSA-N Ruthenium Chemical compound [Ru] KJTLSVCANCCWHF-UHFFFAOYSA-N 0.000 description 1
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 1
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 1
- QCWXUUIWCKQGHC-UHFFFAOYSA-N Zirconium Chemical compound [Zr] QCWXUUIWCKQGHC-UHFFFAOYSA-N 0.000 description 1
- 229910026551 ZrC Inorganic materials 0.000 description 1
- OTCHGXYCWNXDOA-UHFFFAOYSA-N [C].[Zr] Chemical compound [C].[Zr] OTCHGXYCWNXDOA-UHFFFAOYSA-N 0.000 description 1
- XWCMFHPRATWWFO-UHFFFAOYSA-N [O-2].[Ta+5].[Sc+3].[O-2].[O-2].[O-2] Chemical compound [O-2].[Ta+5].[Sc+3].[O-2].[O-2].[O-2] XWCMFHPRATWWFO-UHFFFAOYSA-N 0.000 description 1
- CEPICIBPGDWCRU-UHFFFAOYSA-N [Si].[Hf] Chemical compound [Si].[Hf] CEPICIBPGDWCRU-UHFFFAOYSA-N 0.000 description 1
- ILCYGSITMBHYNK-UHFFFAOYSA-N [Si]=O.[Hf] Chemical compound [Si]=O.[Hf] ILCYGSITMBHYNK-UHFFFAOYSA-N 0.000 description 1
- 239000002253 acid Substances 0.000 description 1
- 230000006978 adaptation Effects 0.000 description 1
- CAVCGVPGBKGDTG-UHFFFAOYSA-N alumanylidynemethyl(alumanylidynemethylalumanylidenemethylidene)alumane Chemical compound [Al]#C[Al]=C=[Al]C#[Al] CAVCGVPGBKGDTG-UHFFFAOYSA-N 0.000 description 1
- 150000004645 aluminates Chemical class 0.000 description 1
- 229910000147 aluminium phosphate Inorganic materials 0.000 description 1
- 229910052787 antimony Inorganic materials 0.000 description 1
- WATWJIUSRGPENY-UHFFFAOYSA-N antimony atom Chemical compound [Sb] WATWJIUSRGPENY-UHFFFAOYSA-N 0.000 description 1
- 239000007864 aqueous solution Substances 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- VKJLWXGJGDEGSO-UHFFFAOYSA-N barium(2+);oxygen(2-);titanium(4+) Chemical compound [O-2].[O-2].[O-2].[Ti+4].[Ba+2] VKJLWXGJGDEGSO-UHFFFAOYSA-N 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 238000012512 characterization method Methods 0.000 description 1
- 239000007795 chemical reaction product Substances 0.000 description 1
- 230000007812 deficiency Effects 0.000 description 1
- 230000000593 degrading effect Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 229910003460 diamond Inorganic materials 0.000 description 1
- 239000010432 diamond Substances 0.000 description 1
- 238000011143 downstream manufacturing Methods 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000003574 free electron Substances 0.000 description 1
- 229910052733 gallium Inorganic materials 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 229910052735 hafnium Inorganic materials 0.000 description 1
- VBJZVLUMGGDVMO-UHFFFAOYSA-N hafnium atom Chemical compound [Hf] VBJZVLUMGGDVMO-UHFFFAOYSA-N 0.000 description 1
- 229910000449 hafnium oxide Inorganic materials 0.000 description 1
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 description 1
- WHJFNYXPKGDKBB-UHFFFAOYSA-N hafnium;methane Chemical compound C.[Hf] WHJFNYXPKGDKBB-UHFFFAOYSA-N 0.000 description 1
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 1
- 238000007654 immersion Methods 0.000 description 1
- 229910052738 indium Inorganic materials 0.000 description 1
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 1
- 238000001802 infusion Methods 0.000 description 1
- 239000013067 intermediate product Substances 0.000 description 1
- 229910052746 lanthanum Inorganic materials 0.000 description 1
- FZLIPJUXYLNCLC-UHFFFAOYSA-N lanthanum atom Chemical compound [La] FZLIPJUXYLNCLC-UHFFFAOYSA-N 0.000 description 1
- JQJCSZOEVBFDKO-UHFFFAOYSA-N lead zinc Chemical compound [Zn].[Pb] JQJCSZOEVBFDKO-UHFFFAOYSA-N 0.000 description 1
- 239000007791 liquid phase Substances 0.000 description 1
- 150000001247 metal acetylides Chemical class 0.000 description 1
- 229910052914 metal silicate Inorganic materials 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- 238000001451 molecular beam epitaxy Methods 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 1
- KJXBRHIPHIVJCS-UHFFFAOYSA-N oxo(oxoalumanyloxy)lanthanum Chemical compound O=[Al]O[La]=O KJXBRHIPHIVJCS-UHFFFAOYSA-N 0.000 description 1
- SIWVEOZUMHYXCS-UHFFFAOYSA-N oxo(oxoyttriooxy)yttrium Chemical compound O=[Y]O[Y]=O SIWVEOZUMHYXCS-UHFFFAOYSA-N 0.000 description 1
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 description 1
- RVTZCBVAJQQJTK-UHFFFAOYSA-N oxygen(2-);zirconium(4+) Chemical compound [O-2].[O-2].[Zr+4] RVTZCBVAJQQJTK-UHFFFAOYSA-N 0.000 description 1
- 150000002978 peroxides Chemical class 0.000 description 1
- 239000012071 phase Substances 0.000 description 1
- 239000011295 pitch Substances 0.000 description 1
- 238000002294 plasma sputter deposition Methods 0.000 description 1
- 229920003209 poly(hydridosilsesquioxane) Polymers 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 239000011241 protective layer Substances 0.000 description 1
- 239000000376 reactant Substances 0.000 description 1
- 230000002441 reversible effect Effects 0.000 description 1
- 229910052707 ruthenium Inorganic materials 0.000 description 1
- 229920006395 saturated elastomer Polymers 0.000 description 1
- 150000004760 silicates Chemical class 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- LIVNPJMFVYWSIS-UHFFFAOYSA-N silicon monoxide Chemical class [Si-]#[O+] LIVNPJMFVYWSIS-UHFFFAOYSA-N 0.000 description 1
- UVGLBOPDEUYYCS-UHFFFAOYSA-N silicon zirconium Chemical compound [Si].[Zr] UVGLBOPDEUYYCS-UHFFFAOYSA-N 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 239000007790 solid phase Substances 0.000 description 1
- VEALVRVVWBQVSL-UHFFFAOYSA-N strontium titanate Chemical compound [Sr+2].[O-][Ti]([O-])=O VEALVRVVWBQVSL-UHFFFAOYSA-N 0.000 description 1
- CZXRMHUWVGPWRM-UHFFFAOYSA-N strontium;barium(2+);oxygen(2-);titanium(4+) Chemical compound [O-2].[O-2].[O-2].[O-2].[Ti+4].[Sr+2].[Ba+2] CZXRMHUWVGPWRM-UHFFFAOYSA-N 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 description 1
- 229910001936 tantalum oxide Inorganic materials 0.000 description 1
- OGIDPMRJRNCKJF-UHFFFAOYSA-N titanium oxide Inorganic materials [Ti]=O OGIDPMRJRNCKJF-UHFFFAOYSA-N 0.000 description 1
- MTPVUVINMAGMJL-UHFFFAOYSA-N trimethyl(1,1,2,2,2-pentafluoroethyl)silane Chemical compound C[Si](C)(C)C(F)(F)C(F)(F)F MTPVUVINMAGMJL-UHFFFAOYSA-N 0.000 description 1
- 229910052726 zirconium Inorganic materials 0.000 description 1
- 229910001928 zirconium oxide Inorganic materials 0.000 description 1
- GFQYVLUOOAAOGM-UHFFFAOYSA-N zirconium(iv) silicate Chemical compound [Zr+4].[O-][Si]([O-])([O-])[O-] GFQYVLUOOAAOGM-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7833—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
- H01L29/7835—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's with asymmetrical source and drain regions, e.g. lateral high-voltage MISFETs with drain offset region, extended drain MISFETs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
- H01L21/3083—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
- H01L21/3086—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by the process involved to create the mask, e.g. lift-off masks, sidewalls, or to modify the mask, e.g. pre-treatment, post-treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1025—Channel region of field-effect devices
- H01L29/1029—Channel region of field-effect devices of field-effect transistors
- H01L29/1033—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
- H01L29/1037—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure and non-planar channel
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41791—Source or drain electrodes for field effect devices for transistors with a horizontal current flow in a vertical sidewall, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66545—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a dummy, i.e. replacement gate in a process wherein at least a part of the final gate is self aligned to the dummy gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/6656—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using multiple spacer layers, e.g. multiple sidewall spacers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66636—Lateral single gate silicon transistors with source or drain recessed by etching or first recessed by etching and then refilled
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66659—Lateral single gate silicon transistors with asymmetry in the channel direction, e.g. lateral high-voltage MISFETs with drain offset region, extended drain MISFETs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
- H01L29/7851—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET with the body tied to the substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/0217—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon nitride not containing oxygen, e.g. SixNy or SixByNz
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/30604—Chemical etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/31051—Planarisation of the insulating layers
- H01L21/31053—Planarisation of the insulating layers involving a dielectric removal step
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
- H01L21/31116—Etching inorganic layers by chemical means by dry-etching
Definitions
- the present invention relates generally to the electronic arts and, more particularly, to field-effect transistors and their fabrication.
- MOSFETs metal oxide semiconductor field-effect transistors
- FET saturated currents are more sensitive to source resistance and less sensitive to drain resistance.
- FET drive current improves more with reduced source resistance than with reduced drain resistance.
- circuit delay is more sensitive to gate to drain capacitance than gate to source capacitance. That is, due to the Miller effect, the gate to drain capacitance can impact circuit delay significantly more than gate to source capacitance.
- some techniques associated with reducing source/drain resistance to improve drive current often simultaneously increase the gate to drain capacitance, thereby increasing circuit delay.
- some techniques associated with reducing gate to source/drain capacitance often simultaneously increase source resistance, thereby degrading drive current.
- Asymmetric field-effect transistor structures and techniques for fabricating such structures are disclosed.
- an exemplary asymmetric field-effect transistor device includes a semiconductor substrate including a first region, a second region, and a channel region between the first and second regions.
- the first region including a recess extending vertically therein.
- the second region does not include a recess.
- a gate electrode including a drain side and a source side is operatively associated with the channel region.
- a gate dielectric layer is between the gate electrode and the channel region.
- a doped epitaxial source region is on the first region of the semiconductor substrate and extends within the recess.
- a doped epitaxial drain region is on the second region of the semiconductor substrate.
- an exemplary method includes obtaining a structure including a semiconductor substrate having a first portion including a recess extending vertically therein, a second portion lacking a recess, and a channel region between the first and second portions.
- An embedded source region is epitaxially grown within the recess in the first portion of the semiconductor substrate and a cladded drain region is epitaxially grown on the second portion of the semiconductor substrate.
- a gate dielectric layer is deposited over the channel region of the semiconductor substrate and a metal gate is formed on the gate dielectric layer.
- a further method of fabricating an asymmetric field-effect transistor device includes obtaining a structure including a semiconductor substrate, sacrificial mandrels on the semiconductor substrate, dummy gates on sidewalls of the sacrificial mandrels, and a vertical trench between a pair of the dummy gates.
- the vertical trench is filled with a filling material having a different composition from the mandrels and dummy gates.
- the mandrels are selectively removed to expose first portions of the semiconductor substrate.
- the first portions of the semiconductor substrate are subjected to a first etching process, thereby forming first recesses within the first portions of the semiconductor substrate.
- the filling material is removed from the vertical trench to expose a second portion of the semiconductor substrate.
- the first and second portions of the semiconductor substrate are subjected to a second etching process, thereby enlarging the first recesses within the first portions of the semiconductor substrate and forming a second recess in the second portion of the semiconductor substrate, the first recesses extending further vertically within the semiconductor substrate than the second recess following the second etching process.
- Embedded source and drain regions are epitaxially grown within the first and second recesses in the semiconductor substrate.
- the dummy gates are removed and replaced with a gate dielectric layer and metal gate material on the gate dielectric layer.
- FIG. 1 is a schematic, cross-sectional view depicting a finned semiconductor substrate having mandrels formed thereon;
- FIG. 2 is a cross-sectional view showing the structure of FIG. 1 following formation of dummy gate spacers on the mandrels;
- FIG. 3 is a schematic, cross-sectional view showing the structure of FIG. 2 following deposition of fill material between the spacers;
- FIG. 4 is a schematic, cross-sectional view thereof following removal of the mandrels from the structure shown in FIG. 3 ;
- FIG. 5 is a schematic, cross-sectional view of the structure of FIG. 4 following etching of the finned substrate to form lateral undercuts in the source regions of the substrate;
- FIG. 6A is a schematic, cross-sectional view thereof following removal of the fill material between dummy gate spacers
- FIG. 6B is a schematic, cross-sectional view of an alternative embodiment following formation of recesses in the substrate on both the source and drain sides of the dummy gate spacers;
- FIG. 7A is a schematic, cross-sectional view of the structure shown in FIG. 6A following formation of source/drain regions between dummy gates;
- FIG. 7B is a schematic, cross-sectional view showing formation of source and drain regions during the fabrication of a planar, asymmetric field-effect transistor
- FIG. 8 is a schematic, cross-sectional view of the structure shown in FIG. 8 following deposition of an interlevel dielectric (ILD) layer and planarization;
- ILD interlevel dielectric
- FIG. 9 is a schematic, cross-sectional view following removal of the dummy gates and formation of replacement metal gates in the structure shown in FIG. 8 ;
- FIG. 10 is a top plan view of an asymmetric FinFET with embedded source epitaxy and cladding drain epitaxy;
- FIG. 10A is a schematic, cross-sectional view thereof taken along the plane of line A-A in FIG. 10 ;
- FIG. 10B is a schematic, cross-sectional view thereof taken along the plane of line S-S in FIG. 10 ;
- FIG. 10C is a schematic, cross-sectional view thereof taken along the plane of line D-D in FIG. 10 .
- FIG. 1 schematically illustrate an exemplary sequence of fabrication steps that may be employed in obtaining an asymmetric field-effect transistor.
- the overall fabrication method and the structures formed thereby are novel, certain individual processing steps required to implement the method may utilize conventional semiconductor fabrication techniques and conventional semiconductor fabrication tooling. These techniques and tooling will already be familiar to one having ordinary skill in the relevant arts given the teachings herein. While some individual processing steps are set forth herein, those steps are merely illustrative, and one skilled in the art may be familiar with several equally suitable alternatives that would be applicable.
- a bulk silicon wafer 32 is employed as the substrate in some embodiments.
- the substrate consists essentially of mono-crystalline silicon in one or more embodiments.
- Single crystal silicon wafers are commercially available and are characterized by a diamond cube lattice structure.
- the Miller indices of a substrate are determined from the reciprocals of the points at which the crystal plane of silicon intersects the principle crystalline axes. While some exemplary embodiments relate to structures including doped or undoped (100) silicon as a substrate material, it will be appreciated that the principles expressed are applicable to other semiconductor substrates and substrates with crystallographic orientations other than (100).
- substrates such as semiconductor-on-insulator (SOI) substrates as well as bulk substrates can be employed in accordance with the teachings herein.
- SOI semiconductor-on-insulator
- a pad layer 34 such as a pad oxide or pad nitride layer is formed on the substrate.
- a thin silicon oxide or silicon nitride layer can be grown on a silicon wafer as a protective layer to facilitate downstream processes.
- Electrically isolated active regions are then formed from the substrate by techniques such as shallow trench isolation (STI).
- STI shallow trench isolation
- the sacrificial mandrels may comprise, for example, amorphous silicon (a-Si) or polycrystalline silicon (polysilicon).
- the sacrificial material comprising the mandrels may be deposited by a deposition process such as, but not limited to, physical vapor deposition (PVD), chemical vapor deposition (CVD), plasma enhanced chemical vapor deposition (PECVD), inductively coupled plasma chemical vapor deposition (ICP CVD), atomic layer deposition (ALD), or any combination thereof.
- PVD physical vapor deposition
- CVD chemical vapor deposition
- PECVD plasma enhanced chemical vapor deposition
- ICP CVD inductively coupled plasma chemical vapor deposition
- ALD atomic layer deposition
- Hydrogenated amorphous silicon is typically deposited by plasma-enhanced chemical vapor deposition (PECVD) although other techniques such as hot-wire chemical vapor deposition (HWCVD) may be used.
- PECVD plasma-enhanced chemical vapor deposition
- HWCVD hot-wire chemical vapor deposition
- a layer of such sacrificial material is patterned to obtain discrete mandrels having substantially vertical side walls.
- a patterned mask (not shown) including openings corresponding to the mandrel locations may be formed on the layer of sacrificial material.
- the sacrificial material is then subjected to a reactive ion etch to remove the sacrificial material between the mandrels 36 down to the pad layer 34 , which functions as an etch stop.
- the mandrels 36 may or may not have the same width.
- mandrel width is in the range of ten to fifty nanometers (10-50 nm) and mandrel height is fifty to one hundred fifty nanometers (50-150 nm).
- Mandrel dimensions are exemplary and not limiting.
- spacers/dummy gates 38 are formed on the mandrel sidewalls.
- Silicon nitride spacers/dummy gates are formed in some embodiments.
- a silicon nitride layer can be deposited via CVD, PECVD, sputtering, or other suitable technique to form the spacers.
- Amorphous carbon spacers/dummy gates are formed on the mandrel sidewalls in other embodiments using chemical vapor deposition (CVD) or other suitable process.
- the material chosen for spacer/dummy gate formation should be compatible with subsequent processing steps as described below.
- Spacer/dummy gate thickness is between ten and fifty nanometers (10-50 nm) in some embodiments.
- the spacers can be formed by any method known in the art, including depositing a conformal layer over the substrate and mandrels 36 and removing unwanted material using an anisotropic etching process such as reactive ion etching or plasma etching.
- the resulting structure includes trenches 40 between each set of mandrels and adjoining spacers/dummy gates and extending down to the pad layer 34 .
- the trenches 40 may or may not have equal widths. Trench width can be in the range of ten to fifty (10-50 nm) in the exemplary embodiments.
- a filler material is deposited in the trenches 40 in obtaining a structure as schematically illustrated in FIG. 3 .
- the filler material adjoins the drain sides 38 A of the dummy gates while the mandrels 36 adjoin the source sides 38 B thereof.
- the filler material is different in composition from the materials comprising the mandrels 36 and spacers/dummy gates 38 , which allows for selective etching thereof.
- Non-limiting examples of materials for the filler layers 42 include amorphous carbon, silicon dioxide, tetraethylorthosilicate (TEOS) oxide, high aspect ratio plasma (HARP) oxide, high temperature oxide (HTO), high density plasma (HDP) oxide, oxides (e.g., silicon oxides) formed by an atomic layer deposition (ALD) process, or any combination thereof.
- TEOS tetraethylorthosilicate
- HTO high temperature oxide
- HDP high density plasma
- oxides e.g., silicon oxides
- ALD atomic layer deposition
- CMP chemical mechanical planarization
- the heights of the mandrels 36 , spacers/dummy gates 38 and filler layers 42 comprising the structure are substantially the same.
- the regions occupied by adjoining mandrels 36 , spacers/dummy gates 38 and filler layers 42 can later be employed to form source, gate and drain regions of asymmetric field-effect transistors.
- the spacers/dummy gates 38 may accordingly be employed as dummy gates that are replaced by metal gate material during subsequent processing.
- the dummy gates have source sides and drain sides.
- the mandrels 36 are removed to form a structure as shown in FIG. 4 .
- a wet etch using hot ammonia can be employed to selectively remove the mandrels while leaving the spacers/dummy gates 38 and the oxide layers 42 , 34 substantially intact. Trenches 44 are accordingly formed between selected pairs of spacers/dummy gates 38 .
- the pad oxide layer is removed from the bottoms of the trenches 44 using, for example, a wet etching process including a hydrofluoric (HF) acid mixture.
- the substrate 32 is then subjected to a wet etching process to further extend the trenches 44 vertically and laterally in the portions of the substrate to be employed for growing source regions.
- the lateral undercut is optional.
- a vertical recess can be formed by a directional etch such as reactive ion etch (RIE) process. If both vertical and lateral etching are desired, either a single isotropic etch, or a combination of anisotropic etch and isotropic etch can be used.
- RIE reactive ion etch
- Recesses 44 ′ within the semiconductor substrate can be formed using an anisotropic etching (e.g., reactive ion etch (RIE)), an isotropic etch (e.g., chemical downstream etch) or a combination of both isotropic and anisotropic etching.
- RIE reactive ion etch
- the recesses can be bowl shaped, sigma shaped, or other shape configuration as a result of the chosen recess process(es).
- a wet etch containing ammonia (NH 4 OH) may, for example, be employed for the isotropic etching of silicon.
- a RIE process can be used to vertically recess Si fins.
- this process is timed so that the substrate is laterally etched by about 3-10 nm beneath the dummy gates, so that the edges of the recesses 44 ′ after the pullback are located under the dummy gates 38 and the portions of the pad oxide layer 34 beneath the dummy gates.
- the depths of the recesses 44 ′ may be between twenty and sixty nanometers (20-60 nm).
- the filler layers 42 between the drain sides 38 A of the spacers/dummy gates 38 are removed to form additional trenches 48 extending down to the portions of the substrate 32 used for growing drain regions, as shown in FIG. 6A .
- a selective etch may be employed to remove the filler material, leaving the spacers/dummy gates 38 substantially intact.
- the filler layer 42 comprises amorphous carbon that can be selectively etched, for example, by ozone gas etching, or by oxygen plasma etching. Alternatively, amorphous carbon can be selectively etched by wet etch containing sulfuric acid and peroxide. If the filler layer 42 is oxide, it and the underlying portions of the pad oxide layer 34 can, for example, be selectively etched using CHF 3 /Ar plasma or a wet etch containing hydrofluoric acid.
- source and drain regions 50 A, 50 B are formed on the substrate.
- the drain regions are aligned with the trenches 48 formerly containing the fill layers 42 .
- the source regions are aligned with the trenches 44 formerly containing the mandrels and fill the laterally enlarged recesses 44 ′ within the substrate.
- the substrate 32 is also recessed following removal of the fill layers 42 to form recesses 48 ′ in the substrate before drain epitaxy, as shown in FIG. 6B .
- Epitaxial structures are then grown inside both sets of recesses. In embodiments in which both source and drain substrate areas are recessed, after a first recess of the source areas such as shown in FIG.
- both the drain and source areas will be recessed following removal of the fill layer 42 over the drain area. This procedure resulting in greater etching of the source sides than the drain sides of the dummy gates 38 because drain sides of the substrate have been recessed only once and source sides have been recessed twice.
- the source side recesses 44 ′′ are deeper than the drain-side recess 48 ′.
- the drain side is not recessed; the drain side has cladding epitaxy 50 B on fin sidewalls, and the source side has embedded epitaxy 50 A (epitaxy in the recessed region 44 ′).
- the drain epitaxy 50 B is directly grown on the exposed surface of the semiconductor substrate in the drain region and there is no recessing of the substrate under the trenches 48 .
- Epitaxial growth within substrate recesses, as conducted during the epitaxial growth of the source regions, may be characterized as “embedded epitaxy.”
- Epitaxial growth of drain regions on substrate fins that have not been recessed is characterized as “cladding epitaxy.”
- FIG. 7A shows the optional case including recesses 44 ′ only in the source regions, resulting in embedded epitaxy on the source side 38 B of each dummy gate and cladding epitaxy on the drain side 38 A thereof.
- epitaxially growing and/or depositing and “epitaxially grown and/or deposited” mean the growth of a semiconductor material on a deposition surface of a semiconductor material in which the semiconductor material being grown has the same crystalline characteristics as the semiconductor material of the deposition surface.
- the chemical reactants provided by the source gases are controlled and the system parameters are set so that the depositing atoms arrive at the deposition surface of the semiconductor substrate with sufficient energy to move around on the surface and orient themselves to the crystal arrangement of the atoms of the deposition surface. Therefore, an epitaxial semiconductor material has the same crystalline characteristics as the deposition surface on which it is formed.
- the dopants may be incorporated in situ using appropriate precursors, as known in the art.
- the dopant that dictates the conductivity type of a doped layer is introduced during the process step, e.g., epitaxial deposition that forms the doped layer.
- the term “conductivity type” denotes a dopant region being p-type or n-type.
- p-type refers to the addition of impurities to an intrinsic semiconductor that creates deficiencies of valence electrons.
- examples of p-type dopants, i.e., impurities include but are not limited to: boron, aluminum, gallium and indium.
- n-type refers to the addition of impurities that contribute free electrons to an intrinsic semiconductor.
- examples of n-type dopants i.e., impurities, include but are not limited to antimony, arsenic and phosphorous.
- Exemplary epitaxial growth processes that are suitable for use in forming silicon and/or silicon germanium epitaxy include rapid thermal chemical vapor deposition (RTCVD), low-energy plasma deposition (LEPD), ultra-high vacuum chemical vapor deposition (UHVCVD), atmospheric pressure chemical vapor deposition (APCVD) and molecular beam epitaxy (MBE). Such growth results in faceted structures that, in some cases, merge into a continuous volume and in other cases remain isolated.
- RTCVD rapid thermal chemical vapor deposition
- LEPD low-energy plasma deposition
- UHVCVD ultra-high vacuum chemical vapor deposition
- APCVD atmospheric pressure chemical vapor deposition
- MBE molecular beam epitaxy
- Source and drain growth can be effected simultaneously and provide source and drain regions comprising the same epitaxial materials but having different configurations.
- a portion or all dopants can be incorporated in source/drain regions by other suitable doping technique, including but not limited to, ion implantation, gas phase doping, plasma doping, plasma immersion, ion implantation, cluster doping, infusion doping, liquid phase doping, solid phase doping, or any suitable combination of those doping techniques.
- an interlevel dielectric (ILD) layer 54 is deposited on the structure and fills the trenches 44 , 48 above the doped, epitaxial source and drain regions 50 A, 50 B.
- the ILD layer 54 may be formed from any suitable dielectric material, including but not limited to spin-on-glass, a flowable oxide, a high density plasma oxide, borophosphosilicate glass (BPSG), or any combination thereof.
- the ILD layer is deposited by any suitable deposition process including but not limited to CVD, PVD, plasma-enhanced CVD, atomic layer deposition (ALD), evaporation, chemical solution deposition, or like processes.
- ILD layer 54 may comprise a single layer (e.g., oxide) or multiple layers (e.g., a silicon nitride liner followed by oxide fill).
- the ILD layer is planarized using chemical mechanical planarization (CMP), as known in the art, to obtain a structure as schematically illustrated in FIG. 8 .
- CMP chemical mechanical planarization
- the spacers/dummy gates 38 and the portions of the pad oxide layer 34 beneath the dummy gates are removed from the structure shown in FIG. 8 as part of a replacement metal gate (RMG) process.
- RMG replacement metal gate
- the spacers/dummy gates 38 are amorphous carbon, they can be removed by using oxygen plasma or ozone etch.
- the spacers/dummy gates are silicon nitride, they can be removed either using a wet etch (e.g., aqueous solution containing phosphoric acid) or dry etch (e.g., a plasma containing SF 6 /CH 4 /N 2 /O 2 plasma).
- the sidewalls of the ILD layer 54 are also optionally trimmed to reduce the widths thereof following spacer/dummy gate removal.
- a set of dielectric sidewall spacers 46 is formed on the sidewalls of the columns of ILD material, as schematically illustrated in FIG. 9 . It will be noted that the ILD columns have reduced widths in this exemplary embodiment, having been trimmed using a reactive ion etch or other suitable trimming process.
- the dielectric sidewall spacers 46 may consist essentially of, for example silicon oxide, silicon oxynitride, silicon nitride, SiBCN (siliconborocarbonitride) or SiOCN (siliconoxycarbonitride), SiOC (siliconoxycarbide).
- a conventional spacer formation process namely, a conformal deposition process (e.g., ALD or CVD) followed by an anisotropic etch process (e.g., RIE) that acts to remove the just-deposited material from the horizontal surfaces, may be employed to form the sidewall spacers 46 .
- Sidewall spacer thickness is between one and three nanometers (4-8 nm) in some embodiments.
- the thickness of the sidewall spacers 46 on each sidewall of the ILD columns 54 is substantially the same in some embodiments.
- the sidewall spacers 46 of the completed device will accordingly have the same thickness on both the source side and the drain side of the gate electrode in some embodiments.
- a gate dielectric layer 56 forms portions of the gate stack that replace the spacers/dummy gates 38 for the asymmetric transistor devices to be fabricated.
- the gate dielectric layer 56 adjoins the sidewall spacers 46 and the channel regions within the semiconductor substrate and between the source and drain regions 50 A, 50 B.
- suitable materials for the gate dielectric layer 56 include oxides, nitrides, oxynitrides, silicates (e.g., metal silicates), aluminates, titanates, nitrides, or any combination thereof.
- high-k materials include, but are not limited to, metal oxides such as hafnium oxide, hafnium silicon oxide, hafnium silicon oxynitride, lanthanum oxide, lanthanum aluminum oxide, zirconium oxide, zirconium silicon oxide, zirconium silicon oxynitride, tantalum oxide, titanium oxide, barium strontium titanium oxide, barium titanium oxide, strontium titanium oxide, yttrium oxide, aluminum oxide, lead scandium tantalum oxide, and lead zinc niobate.
- the high-k material may further include dopants such as, for example, lanthanum and aluminum.
- the gate dielectric layer 56 may be formed by suitable deposition processes, for example, chemical vapor deposition (CVD), plasma-enhanced chemical vapor deposition (PECVD), atomic layer deposition (ALD), evaporation, physical vapor deposition (PVD), chemical solution deposition, or other like processes.
- CVD chemical vapor deposition
- PECVD plasma-enhanced chemical vapor deposition
- ALD atomic layer deposition
- evaporation evaporation
- PVD physical vapor deposition
- chemical solution deposition chemical solution deposition
- Electrically conductive gate material is deposited in the regions formerly containing the spacers/dummy gates 38 .
- the deposited metal gate material form the metal gates 58 of the asymmetric field-effect transistors, as shown in FIG. 10 .
- the metal gates 58 include a source side and a drain side.
- the metal gates 58 overlap portions of the laterally enlarged source regions 50 A in some embodiments.
- suitable electrically conductive metals for forming the metal gate include aluminum (Al), platinum (Pt), gold (Au), silver (Ag), tungsten (W), titanium (Ti), cobalt (Co), or any combination thereof.
- the gate metal may be deposited using processes such as CVD, PECVD, PVD, plating, thermal or e-beam evaporation, or sputtering.
- a planarization process for example, chemical mechanical planarization (CMP), is performed to polish the top surface of the deposited gate metal material.
- CMP chemical mechanical planarization
- Source/drain junctions can be formed by trimming the ILD columns 54 so that portions of the source and drain regions will extend beneath the spacers and/or by dopant diffusion from the source/drain epitaxy (regions 50 A, 50 B) into the semiconductor substrate 32 .
- Techniques such as rapid thermal anneal (RTA), flash anneal, laser anneal, or any suitable combination of those annealing techniques, may be employed to cause dopant diffusion and formation of source/drain junctions in embodiments wherein the ILD columns are not trimmed.
- the junctions extend laterally from the source and drain regions. Thermal annealing causes the diffusion of dopants from doped source/drain regions towards channel to form gate-to-source/drain overlapping.
- the dopant diffusion anneal can be performed immediately after source/drain formation ( FIG. 7 ), or after high-k gate dielectric formation. In practice, a high thermal budget anneal after gate metal formation is typically avoided.
- both the source and drain regions 50 A and 50 B have portions directly beneath the bottom ends of the sidewall spacers 46 . If the ILD columns are not trimmed, only the relatively wide (laterally extended) source regions will have portions directly beneath a pair of sidewall spacers 46 prior to dopant diffusion.
- the electrically conductive gates can include a work function metal (WFM) layer (not shown) disposed between the gate dielectric layer and another electrically conductive metal gate material.
- WFM work function metal
- the WFM sets the transistor characteristics such as threshold voltage (Vt) to a predetermined value.
- Vt threshold voltage
- the WFM serves dual purposes: Vt setting and gate conductor.
- suitable work function metals include p-type work function metal materials and n-type work function metal materials.
- P-type work function materials include compositions such as ruthenium, palladium, platinum, cobalt, nickel, and conductive metal oxides, titanium nitride, or any combination thereof.
- N-type metal materials include compositions such as hafnium, zirconium, titanium, tantalum, aluminum, metal carbides (e.g., hafnium carbide, zirconium carbide, titanium carbide, and aluminum carbide), aluminides, or any combination thereof.
- the work function metal(s) may be deposited by a suitable deposition process, for example, ALD, CVD, PECVD, PVD, plating, thermal or e-beam evaporation, and sputtering.
- the gate metal and adjoining gate dielectric/WFM layer are recessed to form cavities between the spacers 46 .
- a timed directional reactive ion etch may be employed to perform etch-back of the gate metal.
- a mask (not shown) may be applied and patterned prior to etching portions of the structure.
- the recesses above the gate metal are filled with a dielectric material to form dielectric caps 60 that can protect the metal gates during self-aligned contact (SAC) etch, as shown in FIG. 10A .
- the caps may be formed from materials such as silicon nitride to facilitate a self-aligned contact (SAC) process, ensuring requisite selectivity for the SAC etch. After deposition, the dielectric cap material is planarized to remove it from the surface of the structure.
- dielectric cap material remains within the recesses above the gate metal following planarization.
- Dielectric caps prevent shorting between the metal gates and subsequently formed self-aligned contacts 62 .
- self-aligned contacts facilitate alignment during fabrication of integrated circuit devices having small dimensions. Such contacts have been formed by depositing metals such as aluminum and tungsten in trenches formed in dielectric materials while avoiding electrical contact with metal gate material of the FinFETs. Self-aligned contacts 60 are accordingly formed within a replacement metal gate process while preventing gate to contact shorts.
- the source/drain contacts 60 are formed any suitable patterning and metallization processes. For example, a mask can be used to open the areas where source/drain contacts are needed. The exposed ILD 54 is removed to form contact trenches on top of the source/drain regions. Conductive material(s) can then be deposited in the trenches followed by planarization to form source/drain contacts.
- the ILD material can be removed by any suitable etch process. For example, it can be removed by RIE containing CHF 3 /Ar plasma. ILD material above unused source or drain regions may remain on the structure.
- Contact material may, for example, include tantalum (Ta), aluminum (Al), platinum (Pt), gold (Au), tungsten (W), titanium (Ti), cobalt (Co) palladium (Pd) or any combination thereof.
- the contact material may be deposited by, for example, CVD, PECVD, PVD, plating, thermal or e-beam evaporation, or sputtering.
- the contact material may include a liner on trench sidewalls before filling the rest of the trench with an electrically conductive metal.
- Non-limiting liner materials include titanium nitride (TiN), tantalum nitride (TaN).
- a planarization process such as CMP is performed to remove any conductive material from the top surface of the structure 100 .
- insulator caps can be formed on top of the source/drain contacts.
- the formation of the insulator caps on source/drain contacts is similar to the formation of the insulator cap on gate (e.g., recessing source/drain contacts, depositing and planarizing an insulator).
- the process described above allows greater overlap of the junctions extending from the source regions 50 A with the gate stack and therefore a greater contact area between the source junctions and the gate stacks. Electrical resistance is relatively low. There is less overlap of the junctions on the drain sides with the metal gates. The relatively small contact area between the junctions associated with the drain regions and the bottom ends of the gate stacks results in relatively low parasitic capacitance.
- the fabrication process does not require precise overlay of a source/drain patterning mask on a small gate.
- the formation of an asymmetric field-effect transistor having a small gate length can be challenging. Patterning one side of the transistor and processing the other side can create overlay/misalignment issues that are substantially avoided using the techniques described herein.
- FIGS. 10, 10A, 10B and 10C provide various views of an exemplary structure 100 .
- FIG. 10 is a schematical, top plan view of the structure 100 showing the gate regions 58 extending across an array of parallel fins 32 ′ formed from the substrate 32 .
- the fins 32 ′ may or may not have sidewalls that are entirely vertical.
- the bottoms of the fins 32 ′ may in fact be larger in width than the top portions thereof.
- the substrate 32 in an exemplary embodiment is a (100) substrate
- the side wall surfaces of the semiconductor fins described as (110) surfaces are at least close to being (110) surfaces but may or may not be exactly (110) surfaces.
- Fin width dimensions are accordingly average dimensions where fin width is not uniform.
- Each asymmetric field-effect transistor device within the exemplary structure includes a semiconductor substrate 32 , a doped epitaxial source region 50 A on the semiconductor substrate 32 , and a doped epitaxial drain region 50 B on the semiconductor substrate.
- the source region epitaxy being formed in recesses having laterally extending portions, comprises embedded epitaxial structures that extend beneath the top surface of the STI layer 64 .
- the drain region epitaxy is formed on the fin sidewalls (cladding epitaxy) in the illustrated embodiment and over the top ends of the fins, but does not extend below the top surface of the STI layer.
- the bottom portions of the fins 32 ′ are embedded within the electrically insulating shallow trench isolation (STI) layer 64 .
- STI shallow trench isolation
- the semiconductor channels 50 C beneath the gate regions 58 are operatively associated with the doped epitaxial source region and the doped epitaxial drain region.
- Each gate electrode 58 includes a drain side and a source side.
- the source regions 50 A extend beneath the source sides of the gate electrodes 58 in some embodiments.
- the widths of the top portions of the source regions 50 A exceed the widths of the top portions of the drain regions 50 B and therefore extend further towards the channel regions 50 C than the drain regions 50 B.
- a gate dielectric layer 56 is between each gate electrode and the channel region operatively associated therewith.
- epitaxy volume in the source is greater than that in drain because drain side still have the original undoped fin.
- FIG. 7B schematically illustrates the formation of source and drain regions during the fabrication of a planar transistor.
- Such techniques and concepts are further applicable to non-planar transistors (e.g.
- the channels 50 C are portions of monolithic semiconductor fins.
- fins comprising the channels may include stacked nanosheets or nanowires.
- n-type MOSFETs and p-type MOSFETs formed on the same substrate may have the same or different channel materials.
- an n-type FinFET may include a channel comprising a portion of a silicon fin and a p-type FinFET may have a silicon germanium fin channel.
- etching includes techniques of wet etching, dry etching, chemical oxide removal (COR) etching, and reactive ion etching (RIE), which are all known techniques to remove select material when forming a semiconductor structure.
- COR chemical oxide removal
- RIE reactive ion etching
- an exemplary asymmetric field-effect transistor device includes a semiconductor substrate 32 including a first region, a second region, and a channel region 50 C between the first and second regions.
- the first region includes a recess 44 ′ extending vertically therein while the second region lacks a recess.
- a gate electrode 58 is operatively associated with the channel region 50 C of the substrate.
- a gate dielectric layer 56 is between the gate electrode and the channel region.
- a doped epitaxial source region 50 A is on the first region of the semiconductor substrate and extends within the recess, as shown in FIGS. 10A and 10B .
- a doped epitaxial drain region 50 B is on the second region of the semiconductor substrate.
- the semiconductor substrate 32 may include a semiconductor fin 32 ′, the channel region and the recess being within the semiconductor fin and the drain region being on an unrecessed portion of the fin as schematically illustrated in FIGS. 10B and 10C .
- the source region 50 A may extend beneath a portion of the gate dielectric layer 56 , such as shown in FIG. 10A .
- the source region may further extend beneath a portion of the gate electrode 58 .
- a method of fabricating asymmetric field-effect transistor devices includes obtaining a structure including a semiconductor substrate having a plurality of parallel fins, the fins including first portions including recesses, second portions lacking recesses, and channel regions between the first and second portions.
- FIG. 6 schematically illustrates an exemplary structure. Embedded source regions are epitaxially grown within the recesses in the first portions of the fins and cladded drain regions are epitaxially grown on the second, unrecessed portions of the fins.
- a gate dielectric layer 56 is deposited over the channel regions of the fins and metal gates 58 are formed on the gate dielectric layer, as shown in FIG. 9 .
- the fabrication method may further include forming a plurality of dummy gates 38 on the structure, the dummy gates extending perpendicularly with respect to the plurality of parallel fins 32 ′.
- the recesses 44 ′ are formed in the first portions of the substrate between pairs of the plurality of dummy gates and include undercut portions extending beneath the dummy gates, as shown in FIG. 5 .
- the dummy gates are ultimately replaced with the metal gates 58 .
- the source regions and the drain regions are grown simultaneously in some embodiments using the same precursor gases.
- the fabrication method further includes forming dielectric columns 54 between the dummy gates and extending vertically over the source and drain regions, such as shown in FIG. 8 .
- the dummy gates are then removed to form trenches between the dielectric columns.
- Sidewall spacers 46 are formed on the sidewalls of the dielectric columns, possibly following trimming of the dielectric columns to reduce the widths thereof.
- One or more embodiments of the fabrication method include forming sacrificial mandrels 36 on the semiconductor substrate, the dummy gates being formed as spacers on sidewalls of the sacrificial mandrels using a sidewall image transfer process. A structure as shown in FIG. 2 may accordingly be obtained.
- the sacrificial mandrels are removed from the dummy gates to form a plurality of first vertical trenches 44 as shown in FIG. 4 .
- Dielectric columns 54 are formed within the plurality of first vertical trenches 44 subsequent to forming the source regions.
- the fabrication method may further include forming a second vertical trench 40 between a pair of the dummy gates 38 as shown in FIG. 2 .
- the second vertical trench is filled with a filling material 42 having a different composition from the mandrels and dummy gates, which can accordingly be etched selectively with respect to each other.
- the filling material 42 is removed selectively with respect to the dummy gates to expose the second portions of the semiconductor substrate, as shown in FIG. 6 .
- the second vertical trench is filled with one of the dielectric columns 54 subsequent to drain epitaxy.
- At least a portion of the techniques described above may be implemented in an integrated circuit.
- identical dies are typically fabricated in a repeated pattern on a surface of a semiconductor wafer.
- Each die includes a device described herein, and may include other structures and/or circuits.
- the individual dies are cut or diced from the wafer, then packaged as an integrated circuit.
- One skilled in the art would know how to dice wafers and package die to produce integrated circuits. Any of the exemplary devices illustrated in the accompanying figures, or portions thereof, may be part of an integrated circuit. Integrated circuits so manufactured are considered part of this invention.
- exemplary structures discussed above can be distributed in raw form (i.e., a single wafer having multiple unpackaged chips), as bare dies, in packaged form, or incorporated as parts of intermediate products or end products that benefit from having asymmetric transistors therein formed in accordance with one or more of the exemplary embodiments.
- Embodiments are referred to herein, individually and/or collectively, by the term “embodiment” merely for convenience and without intending to limit the scope of this application to any single embodiment or inventive concept if more than one is, in fact, shown.
- the term “embodiment” merely for convenience and without intending to limit the scope of this application to any single embodiment or inventive concept if more than one is, in fact, shown.
- this invention is intended to cover any and all adaptations or variations of various embodiments. Combinations of the above embodiments, and other embodiments not specifically described herein, will become apparent to those of skill in the art given the teachings herein.
- a layer of a structure is described herein as “over” or adjoining another layer, it will be understood that there may or may not be intermediate elements or layers between the two specified layers. If a layer is described as “directly on” another layer, direct contact of the two layers is indicated.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
Description
- This application is a division of U.S. patent application Ser. No. 16/016,454 filed Jun. 22, 2018, the complete disclosure of which is expressly incorporated herein by reference in its entirety for all purposes.
- The present invention relates generally to the electronic arts and, more particularly, to field-effect transistors and their fabrication.
- There is a trade-off between source/drain series resistance and gate to source/drain capacitance in the design of metal oxide semiconductor field-effect transistors (MOSFETs). Specifically, FET saturated currents are more sensitive to source resistance and less sensitive to drain resistance. FET drive current improves more with reduced source resistance than with reduced drain resistance. Additionally, circuit delay is more sensitive to gate to drain capacitance than gate to source capacitance. That is, due to the Miller effect, the gate to drain capacitance can impact circuit delay significantly more than gate to source capacitance. However, some techniques associated with reducing source/drain resistance to improve drive current often simultaneously increase the gate to drain capacitance, thereby increasing circuit delay. Similarly, some techniques associated with reducing gate to source/drain capacitance often simultaneously increase source resistance, thereby degrading drive current. Thus, there is often an intrinsic trade-off between decreasing source resistance to improve drive current and decreasing gate to drain capacitance to minimize circuit delay.
- Asymmetric field-effect transistor structures and techniques for fabricating such structures are disclosed.
- In one aspect, an exemplary asymmetric field-effect transistor device includes a semiconductor substrate including a first region, a second region, and a channel region between the first and second regions. The first region including a recess extending vertically therein. The second region does not include a recess. A gate electrode including a drain side and a source side is operatively associated with the channel region. A gate dielectric layer is between the gate electrode and the channel region. A doped epitaxial source region is on the first region of the semiconductor substrate and extends within the recess. A doped epitaxial drain region is on the second region of the semiconductor substrate.
- In another aspect, an exemplary method includes obtaining a structure including a semiconductor substrate having a first portion including a recess extending vertically therein, a second portion lacking a recess, and a channel region between the first and second portions. An embedded source region is epitaxially grown within the recess in the first portion of the semiconductor substrate and a cladded drain region is epitaxially grown on the second portion of the semiconductor substrate. A gate dielectric layer is deposited over the channel region of the semiconductor substrate and a metal gate is formed on the gate dielectric layer.
- A further method of fabricating an asymmetric field-effect transistor device includes obtaining a structure including a semiconductor substrate, sacrificial mandrels on the semiconductor substrate, dummy gates on sidewalls of the sacrificial mandrels, and a vertical trench between a pair of the dummy gates. The vertical trench is filled with a filling material having a different composition from the mandrels and dummy gates. The mandrels are selectively removed to expose first portions of the semiconductor substrate. The first portions of the semiconductor substrate are subjected to a first etching process, thereby forming first recesses within the first portions of the semiconductor substrate. The filling material is removed from the vertical trench to expose a second portion of the semiconductor substrate. The first and second portions of the semiconductor substrate are subjected to a second etching process, thereby enlarging the first recesses within the first portions of the semiconductor substrate and forming a second recess in the second portion of the semiconductor substrate, the first recesses extending further vertically within the semiconductor substrate than the second recess following the second etching process. Embedded source and drain regions are epitaxially grown within the first and second recesses in the semiconductor substrate. The dummy gates are removed and replaced with a gate dielectric layer and metal gate material on the gate dielectric layer.
- Techniques and devices as disclosed herein can provide substantial beneficial technical effects. By way of example only and without limitation, one or more embodiments may provide one or more of the following advantages:
-
- Precise overlay of source/drain patterning mask over a small gate not required;
- Self-aligned sidewall image transfer (SIT) process enables asymmetry;
- Greater gate-to-source junction overlap and smaller gate-to-drain junction overlap;
- Different source/drain epitaxial configurations can be grown simultaneously;
- Different fin pitches not required for fabrication of asymmetric transistors;
- Lower resistance on the source side and lower parasitic capacitance on the drain side.
- These and other features and advantages will become apparent from the following detailed description of illustrative embodiments thereof, which is to be read in connection with the accompanying drawings.
- The following drawings are presented by way of example only and without limitation, wherein like reference numerals (when used) indicate corresponding elements throughout the several views, and wherein:
-
FIG. 1 is a schematic, cross-sectional view depicting a finned semiconductor substrate having mandrels formed thereon; -
FIG. 2 is a cross-sectional view showing the structure ofFIG. 1 following formation of dummy gate spacers on the mandrels; -
FIG. 3 is a schematic, cross-sectional view showing the structure ofFIG. 2 following deposition of fill material between the spacers; -
FIG. 4 is a schematic, cross-sectional view thereof following removal of the mandrels from the structure shown inFIG. 3 ; -
FIG. 5 is a schematic, cross-sectional view of the structure ofFIG. 4 following etching of the finned substrate to form lateral undercuts in the source regions of the substrate; -
FIG. 6A is a schematic, cross-sectional view thereof following removal of the fill material between dummy gate spacers; -
FIG. 6B is a schematic, cross-sectional view of an alternative embodiment following formation of recesses in the substrate on both the source and drain sides of the dummy gate spacers; -
FIG. 7A is a schematic, cross-sectional view of the structure shown inFIG. 6A following formation of source/drain regions between dummy gates; -
FIG. 7B is a schematic, cross-sectional view showing formation of source and drain regions during the fabrication of a planar, asymmetric field-effect transistor; -
FIG. 8 is a schematic, cross-sectional view of the structure shown inFIG. 8 following deposition of an interlevel dielectric (ILD) layer and planarization; -
FIG. 9 is a schematic, cross-sectional view following removal of the dummy gates and formation of replacement metal gates in the structure shown inFIG. 8 ; -
FIG. 10 is a top plan view of an asymmetric FinFET with embedded source epitaxy and cladding drain epitaxy; -
FIG. 10A is a schematic, cross-sectional view thereof taken along the plane of line A-A inFIG. 10 ; -
FIG. 10B is a schematic, cross-sectional view thereof taken along the plane of line S-S inFIG. 10 ; and -
FIG. 10C is a schematic, cross-sectional view thereof taken along the plane of line D-D inFIG. 10 . - It is to be appreciated that elements in the figures are illustrated for simplicity and clarity. Common but well-understood elements that may be useful or necessary in a commercially feasible embodiment may not be shown in order to facilitate a less hindered view of the illustrated embodiments.
- Principles of the present invention will be described herein in the context of an illustrative asymmetric field-effect transistor fabricated on a silicon substrate. It is to be appreciated, however, that the specific embodiments and/or methods illustratively shown and described herein are to be considered exemplary as opposed to limiting. Moreover, it will become apparent to those skilled in the art given the teachings herein that numerous modifications can be made to the embodiments shown that are within the scope of the claims. That is, no limitations with respect to the embodiments shown and described herein are intended or should be inferred.
- The figures schematically illustrate an exemplary sequence of fabrication steps that may be employed in obtaining an asymmetric field-effect transistor. Although the overall fabrication method and the structures formed thereby are novel, certain individual processing steps required to implement the method may utilize conventional semiconductor fabrication techniques and conventional semiconductor fabrication tooling. These techniques and tooling will already be familiar to one having ordinary skill in the relevant arts given the teachings herein. While some individual processing steps are set forth herein, those steps are merely illustrative, and one skilled in the art may be familiar with several equally suitable alternatives that would be applicable.
- With reference now to the
structure 30 shown inFIG. 1 , abulk silicon wafer 32 is employed as the substrate in some embodiments. The substrate consists essentially of mono-crystalline silicon in one or more embodiments. Single crystal silicon wafers are commercially available and are characterized by a diamond cube lattice structure. As known in the art, the Miller indices of a substrate are determined from the reciprocals of the points at which the crystal plane of silicon intersects the principle crystalline axes. While some exemplary embodiments relate to structures including doped or undoped (100) silicon as a substrate material, it will be appreciated that the principles expressed are applicable to other semiconductor substrates and substrates with crystallographic orientations other than (100). For example, substrates such as semiconductor-on-insulator (SOI) substrates as well as bulk substrates can be employed in accordance with the teachings herein. - Referring again to
FIG. 1 , apad layer 34 such as a pad oxide or pad nitride layer is formed on the substrate. As known in the art, a thin silicon oxide or silicon nitride layer can be grown on a silicon wafer as a protective layer to facilitate downstream processes. Electrically isolated active regions are then formed from the substrate by techniques such as shallow trench isolation (STI). Each active region can comprise planar semiconductor structures, fin structures, nanowires, nanosheets, or any other suitable semiconductor materials. -
Vertical mandrels 36 are formed on the substrate. The sacrificial mandrels may comprise, for example, amorphous silicon (a-Si) or polycrystalline silicon (polysilicon). The sacrificial material comprising the mandrels may be deposited by a deposition process such as, but not limited to, physical vapor deposition (PVD), chemical vapor deposition (CVD), plasma enhanced chemical vapor deposition (PECVD), inductively coupled plasma chemical vapor deposition (ICP CVD), atomic layer deposition (ALD), or any combination thereof. Hydrogenated amorphous silicon is typically deposited by plasma-enhanced chemical vapor deposition (PECVD) although other techniques such as hot-wire chemical vapor deposition (HWCVD) may be used. A layer of such sacrificial material is patterned to obtain discrete mandrels having substantially vertical side walls. A patterned mask (not shown) including openings corresponding to the mandrel locations may be formed on the layer of sacrificial material. The sacrificial material is then subjected to a reactive ion etch to remove the sacrificial material between themandrels 36 down to thepad layer 34, which functions as an etch stop. Themandrels 36 may or may not have the same width. In some embodiments, mandrel width is in the range of ten to fifty nanometers (10-50 nm) and mandrel height is fifty to one hundred fifty nanometers (50-150 nm). Mandrel dimensions are exemplary and not limiting. - Referring to
FIG. 2 , spacers/dummy gates 38 are formed on the mandrel sidewalls. Silicon nitride spacers/dummy gates are formed in some embodiments. A silicon nitride layer can be deposited via CVD, PECVD, sputtering, or other suitable technique to form the spacers. Amorphous carbon spacers/dummy gates are formed on the mandrel sidewalls in other embodiments using chemical vapor deposition (CVD) or other suitable process. The material chosen for spacer/dummy gate formation should be compatible with subsequent processing steps as described below. Spacer/dummy gate thickness is between ten and fifty nanometers (10-50 nm) in some embodiments. The spacers can be formed by any method known in the art, including depositing a conformal layer over the substrate andmandrels 36 and removing unwanted material using an anisotropic etching process such as reactive ion etching or plasma etching. The resulting structure includestrenches 40 between each set of mandrels and adjoining spacers/dummy gates and extending down to thepad layer 34. Thetrenches 40 may or may not have equal widths. Trench width can be in the range of ten to fifty (10-50 nm) in the exemplary embodiments. - A filler material is deposited in the
trenches 40 in obtaining a structure as schematically illustrated inFIG. 3 . The filler material adjoins the drain sides 38A of the dummy gates while themandrels 36 adjoin the source sides 38B thereof. The filler material is different in composition from the materials comprising themandrels 36 and spacers/dummy gates 38, which allows for selective etching thereof. Non-limiting examples of materials for the filler layers 42 include amorphous carbon, silicon dioxide, tetraethylorthosilicate (TEOS) oxide, high aspect ratio plasma (HARP) oxide, high temperature oxide (HTO), high density plasma (HDP) oxide, oxides (e.g., silicon oxides) formed by an atomic layer deposition (ALD) process, or any combination thereof. The resulting structure is planarized, for example by chemical mechanical planarization (CMP), to obtain the structure shown inFIG. 3 . The heights of themandrels 36, spacers/dummy gates 38 andfiller layers 42 comprising the structure are substantially the same. As discussed further below, the regions occupied by adjoiningmandrels 36, spacers/dummy gates 38 andfiller layers 42 can later be employed to form source, gate and drain regions of asymmetric field-effect transistors. The spacers/dummy gates 38 may accordingly be employed as dummy gates that are replaced by metal gate material during subsequent processing. The dummy gates have source sides and drain sides. - The
mandrels 36 are removed to form a structure as shown inFIG. 4 . In embodiments including amorphous silicon mandrels, a wet etch using hot ammonia can be employed to selectively remove the mandrels while leaving the spacers/dummy gates 38 and the oxide layers 42, 34 substantially intact.Trenches 44 are accordingly formed between selected pairs of spacers/dummy gates 38. - The pad oxide layer is removed from the bottoms of the
trenches 44 using, for example, a wet etching process including a hydrofluoric (HF) acid mixture. Thesubstrate 32 is then subjected to a wet etching process to further extend thetrenches 44 vertically and laterally in the portions of the substrate to be employed for growing source regions. The lateral undercut is optional. In embodiments where lateral undercutting is deemed unnecessary, a vertical recess can be formed by a directional etch such as reactive ion etch (RIE) process. If both vertical and lateral etching are desired, either a single isotropic etch, or a combination of anisotropic etch and isotropic etch can be used. The adjoiningdummy gates 38 and remaining portions of the pad oxide layer function as an etch mask during etching of the substrate.Recesses 44′ within the semiconductor substrate can be formed using an anisotropic etching (e.g., reactive ion etch (RIE)), an isotropic etch (e.g., chemical downstream etch) or a combination of both isotropic and anisotropic etching. The recesses can be bowl shaped, sigma shaped, or other shape configuration as a result of the chosen recess process(es). A wet etch containing ammonia (NH4OH) may, for example, be employed for the isotropic etching of silicon. Alternatively, a RIE process can be used to vertically recess Si fins. Optionally, this process is timed so that the substrate is laterally etched by about 3-10 nm beneath the dummy gates, so that the edges of therecesses 44′ after the pullback are located under thedummy gates 38 and the portions of thepad oxide layer 34 beneath the dummy gates. The depths of therecesses 44′ may be between twenty and sixty nanometers (20-60 nm). - The filler layers 42 between the drain sides 38A of the spacers/
dummy gates 38 are removed to formadditional trenches 48 extending down to the portions of thesubstrate 32 used for growing drain regions, as shown inFIG. 6A . A selective etch may be employed to remove the filler material, leaving the spacers/dummy gates 38 substantially intact. In one embodiment, thefiller layer 42 comprises amorphous carbon that can be selectively etched, for example, by ozone gas etching, or by oxygen plasma etching. Alternatively, amorphous carbon can be selectively etched by wet etch containing sulfuric acid and peroxide. If thefiller layer 42 is oxide, it and the underlying portions of thepad oxide layer 34 can, for example, be selectively etched using CHF3/Ar plasma or a wet etch containing hydrofluoric acid. - Referring to
FIG. 7A , source anddrain regions trenches 48 formerly containing the fill layers 42. The source regions are aligned with thetrenches 44 formerly containing the mandrels and fill the laterallyenlarged recesses 44′ within the substrate. Optionally, thesubstrate 32 is also recessed following removal of the fill layers 42 to formrecesses 48′ in the substrate before drain epitaxy, as shown inFIG. 6B . Epitaxial structures are then grown inside both sets of recesses. In embodiments in which both source and drain substrate areas are recessed, after a first recess of the source areas such as shown inFIG. 5 or instead using only a directional etch, both the drain and source areas will be recessed following removal of thefill layer 42 over the drain area. This procedure resulting in greater etching of the source sides than the drain sides of thedummy gates 38 because drain sides of the substrate have been recessed only once and source sides have been recessed twice. As shown inFIG. 6B , the source side recesses 44″ are deeper than the drain-side recess 48′. In the exemplary embodiment shown inFIG. 7A , the drain side is not recessed; the drain side hascladding epitaxy 50B on fin sidewalls, and the source side has embeddedepitaxy 50A (epitaxy in the recessedregion 44′). In other words, thedrain epitaxy 50B is directly grown on the exposed surface of the semiconductor substrate in the drain region and there is no recessing of the substrate under thetrenches 48. Epitaxial growth within substrate recesses, as conducted during the epitaxial growth of the source regions, may be characterized as “embedded epitaxy.” Epitaxial growth of drain regions on substrate fins that have not been recessed is characterized as “cladding epitaxy.”FIG. 7A shows the optional case including recesses 44′ only in the source regions, resulting in embedded epitaxy on thesource side 38B of each dummy gate and cladding epitaxy on thedrain side 38A thereof. - The terms “epitaxially growing and/or depositing” and “epitaxially grown and/or deposited” mean the growth of a semiconductor material on a deposition surface of a semiconductor material in which the semiconductor material being grown has the same crystalline characteristics as the semiconductor material of the deposition surface. In an epitaxial deposition process, the chemical reactants provided by the source gases are controlled and the system parameters are set so that the depositing atoms arrive at the deposition surface of the semiconductor substrate with sufficient energy to move around on the surface and orient themselves to the crystal arrangement of the atoms of the deposition surface. Therefore, an epitaxial semiconductor material has the same crystalline characteristics as the deposition surface on which it is formed. The dopants may be incorporated in situ using appropriate precursors, as known in the art. By “in situ” it is meant that the dopant that dictates the conductivity type of a doped layer is introduced during the process step, e.g., epitaxial deposition that forms the doped layer. As used herein, the term “conductivity type” denotes a dopant region being p-type or n-type. As used herein, “p-type” refers to the addition of impurities to an intrinsic semiconductor that creates deficiencies of valence electrons. In a silicon-containing substrate, examples of p-type dopants, i.e., impurities include but are not limited to: boron, aluminum, gallium and indium. As used herein, “n-type” refers to the addition of impurities that contribute free electrons to an intrinsic semiconductor. In a silicon-containing substrate, examples of n-type dopants, i.e., impurities, include but are not limited to antimony, arsenic and phosphorous. Exemplary epitaxial growth processes that are suitable for use in forming silicon and/or silicon germanium epitaxy include rapid thermal chemical vapor deposition (RTCVD), low-energy plasma deposition (LEPD), ultra-high vacuum chemical vapor deposition (UHVCVD), atmospheric pressure chemical vapor deposition (APCVD) and molecular beam epitaxy (MBE). Such growth results in faceted structures that, in some cases, merge into a continuous volume and in other cases remain isolated. Source and drain growth can be effected simultaneously and provide source and drain regions comprising the same epitaxial materials but having different configurations. In some embodiments, a portion or all dopants can be incorporated in source/drain regions by other suitable doping technique, including but not limited to, ion implantation, gas phase doping, plasma doping, plasma immersion, ion implantation, cluster doping, infusion doping, liquid phase doping, solid phase doping, or any suitable combination of those doping techniques.
- Referring to
FIG. 8 , an interlevel dielectric (ILD)layer 54 is deposited on the structure and fills thetrenches drain regions ILD layer 54 may be formed from any suitable dielectric material, including but not limited to spin-on-glass, a flowable oxide, a high density plasma oxide, borophosphosilicate glass (BPSG), or any combination thereof. The ILD layer is deposited by any suitable deposition process including but not limited to CVD, PVD, plasma-enhanced CVD, atomic layer deposition (ALD), evaporation, chemical solution deposition, or like processes. In some embodiments,ILD layer 54 may comprise a single layer (e.g., oxide) or multiple layers (e.g., a silicon nitride liner followed by oxide fill). The ILD layer is planarized using chemical mechanical planarization (CMP), as known in the art, to obtain a structure as schematically illustrated inFIG. 8 . The top surfaces of the spacers/dummy gates 38 are exposed following CMP. - The spacers/
dummy gates 38 and the portions of thepad oxide layer 34 beneath the dummy gates are removed from the structure shown inFIG. 8 as part of a replacement metal gate (RMG) process. If the spacers/dummy gates 38 are amorphous carbon, they can be removed by using oxygen plasma or ozone etch. If the spacers/dummy gates are silicon nitride, they can be removed either using a wet etch (e.g., aqueous solution containing phosphoric acid) or dry etch (e.g., a plasma containing SF6/CH4/N2/O2 plasma). The sidewalls of theILD layer 54 are also optionally trimmed to reduce the widths thereof following spacer/dummy gate removal. - A set of
dielectric sidewall spacers 46 is formed on the sidewalls of the columns of ILD material, as schematically illustrated inFIG. 9 . It will be noted that the ILD columns have reduced widths in this exemplary embodiment, having been trimmed using a reactive ion etch or other suitable trimming process. Thedielectric sidewall spacers 46 may consist essentially of, for example silicon oxide, silicon oxynitride, silicon nitride, SiBCN (siliconborocarbonitride) or SiOCN (siliconoxycarbonitride), SiOC (siliconoxycarbide). A conventional spacer formation process, namely, a conformal deposition process (e.g., ALD or CVD) followed by an anisotropic etch process (e.g., RIE) that acts to remove the just-deposited material from the horizontal surfaces, may be employed to form thesidewall spacers 46. Sidewall spacer thickness is between one and three nanometers (4-8 nm) in some embodiments. The thickness of thesidewall spacers 46 on each sidewall of theILD columns 54 is substantially the same in some embodiments. The sidewall spacers 46 of the completed device will accordingly have the same thickness on both the source side and the drain side of the gate electrode in some embodiments. - A
gate dielectric layer 56 forms portions of the gate stack that replace the spacers/dummy gates 38 for the asymmetric transistor devices to be fabricated. Thegate dielectric layer 56 adjoins thesidewall spacers 46 and the channel regions within the semiconductor substrate and between the source anddrain regions gate dielectric layer 56 include oxides, nitrides, oxynitrides, silicates (e.g., metal silicates), aluminates, titanates, nitrides, or any combination thereof. Examples of high-k materials (with a dielectric constant greater than 7.0) include, but are not limited to, metal oxides such as hafnium oxide, hafnium silicon oxide, hafnium silicon oxynitride, lanthanum oxide, lanthanum aluminum oxide, zirconium oxide, zirconium silicon oxide, zirconium silicon oxynitride, tantalum oxide, titanium oxide, barium strontium titanium oxide, barium titanium oxide, strontium titanium oxide, yttrium oxide, aluminum oxide, lead scandium tantalum oxide, and lead zinc niobate. The high-k material may further include dopants such as, for example, lanthanum and aluminum. Thegate dielectric layer 56 may be formed by suitable deposition processes, for example, chemical vapor deposition (CVD), plasma-enhanced chemical vapor deposition (PECVD), atomic layer deposition (ALD), evaporation, physical vapor deposition (PVD), chemical solution deposition, or other like processes. The thickness of the gate dielectric material may vary depending on the deposition process as well as the composition and number of high-k dielectric materials used. In some embodiments, the gate dielectric layer includes multiple layers. - Electrically conductive gate material is deposited in the regions formerly containing the spacers/
dummy gates 38. The deposited metal gate material form themetal gates 58 of the asymmetric field-effect transistors, as shown inFIG. 10 . Themetal gates 58 include a source side and a drain side. Themetal gates 58 overlap portions of the laterallyenlarged source regions 50A in some embodiments. Non-limiting examples of suitable electrically conductive metals for forming the metal gate include aluminum (Al), platinum (Pt), gold (Au), silver (Ag), tungsten (W), titanium (Ti), cobalt (Co), or any combination thereof. The gate metal may be deposited using processes such as CVD, PECVD, PVD, plating, thermal or e-beam evaporation, or sputtering. A planarization process, for example, chemical mechanical planarization (CMP), is performed to polish the top surface of the deposited gate metal material. The asymmetry of the source and drain regions formed using the process described above results in less gate/junction overlap on the drain side of the device and greater gate/junction overlap on the source side of the device. - Source/drain junctions can be formed by trimming the
ILD columns 54 so that portions of the source and drain regions will extend beneath the spacers and/or by dopant diffusion from the source/drain epitaxy (regions semiconductor substrate 32. Techniques such as rapid thermal anneal (RTA), flash anneal, laser anneal, or any suitable combination of those annealing techniques, may be employed to cause dopant diffusion and formation of source/drain junctions in embodiments wherein the ILD columns are not trimmed. The junctions extend laterally from the source and drain regions. Thermal annealing causes the diffusion of dopants from doped source/drain regions towards channel to form gate-to-source/drain overlapping. The dopant diffusion anneal can be performed immediately after source/drain formation (FIG. 7 ), or after high-k gate dielectric formation. In practice, a high thermal budget anneal after gate metal formation is typically avoided. In embodiments wherein the ILD columns are trimmed, both the source anddrain regions sidewall spacers 46. If the ILD columns are not trimmed, only the relatively wide (laterally extended) source regions will have portions directly beneath a pair ofsidewall spacers 46 prior to dopant diffusion. - In some embodiments, the electrically conductive gates can include a work function metal (WFM) layer (not shown) disposed between the gate dielectric layer and another electrically conductive metal gate material. The WFM sets the transistor characteristics such as threshold voltage (Vt) to a predetermined value. In some embodiments, the WFM serves dual purposes: Vt setting and gate conductor. Non-limiting examples of suitable work function metals include p-type work function metal materials and n-type work function metal materials. P-type work function materials include compositions such as ruthenium, palladium, platinum, cobalt, nickel, and conductive metal oxides, titanium nitride, or any combination thereof. N-type metal materials include compositions such as hafnium, zirconium, titanium, tantalum, aluminum, metal carbides (e.g., hafnium carbide, zirconium carbide, titanium carbide, and aluminum carbide), aluminides, or any combination thereof. The work function metal(s) may be deposited by a suitable deposition process, for example, ALD, CVD, PECVD, PVD, plating, thermal or e-beam evaporation, and sputtering.
- The gate metal and adjoining gate dielectric/WFM layer are recessed to form cavities between the
spacers 46. A timed directional reactive ion etch may be employed to perform etch-back of the gate metal. A mask (not shown) may be applied and patterned prior to etching portions of the structure. The recesses above the gate metal are filled with a dielectric material to formdielectric caps 60 that can protect the metal gates during self-aligned contact (SAC) etch, as shown inFIG. 10A . The caps may be formed from materials such as silicon nitride to facilitate a self-aligned contact (SAC) process, ensuring requisite selectivity for the SAC etch. After deposition, the dielectric cap material is planarized to remove it from the surface of the structure. The dielectric cap material remains within the recesses above the gate metal following planarization. Dielectric caps prevent shorting between the metal gates and subsequently formed self-alignedcontacts 62. As known in the art, self-aligned contacts facilitate alignment during fabrication of integrated circuit devices having small dimensions. Such contacts have been formed by depositing metals such as aluminum and tungsten in trenches formed in dielectric materials while avoiding electrical contact with metal gate material of the FinFETs. Self-alignedcontacts 60 are accordingly formed within a replacement metal gate process while preventing gate to contact shorts. - The source/
drain contacts 60 are formed any suitable patterning and metallization processes. For example, a mask can be used to open the areas where source/drain contacts are needed. The exposedILD 54 is removed to form contact trenches on top of the source/drain regions. Conductive material(s) can then be deposited in the trenches followed by planarization to form source/drain contacts. The ILD material can be removed by any suitable etch process. For example, it can be removed by RIE containing CHF3/Ar plasma. ILD material above unused source or drain regions may remain on the structure. Contact material may, for example, include tantalum (Ta), aluminum (Al), platinum (Pt), gold (Au), tungsten (W), titanium (Ti), cobalt (Co) palladium (Pd) or any combination thereof. The contact material may be deposited by, for example, CVD, PECVD, PVD, plating, thermal or e-beam evaporation, or sputtering. The contact material may include a liner on trench sidewalls before filling the rest of the trench with an electrically conductive metal. Non-limiting liner materials include titanium nitride (TiN), tantalum nitride (TaN). A planarization process such as CMP is performed to remove any conductive material from the top surface of thestructure 100. In some embodiments, insulator caps (not shown) can be formed on top of the source/drain contacts. The formation of the insulator caps on source/drain contacts is similar to the formation of the insulator cap on gate (e.g., recessing source/drain contacts, depositing and planarizing an insulator). The process described above allows greater overlap of the junctions extending from thesource regions 50A with the gate stack and therefore a greater contact area between the source junctions and the gate stacks. Electrical resistance is relatively low. There is less overlap of the junctions on the drain sides with the metal gates. The relatively small contact area between the junctions associated with the drain regions and the bottom ends of the gate stacks results in relatively low parasitic capacitance. - By taking advantage of the self-aligned sidewall image transfer process to enable asymmetry, as described above, the fabrication process does not require precise overlay of a source/drain patterning mask on a small gate. The formation of an asymmetric field-effect transistor having a small gate length can be challenging. Patterning one side of the transistor and processing the other side can create overlay/misalignment issues that are substantially avoided using the techniques described herein.
-
FIGS. 10, 10A, 10B and 10C provide various views of anexemplary structure 100.FIG. 10 is a schematical, top plan view of thestructure 100 showing thegate regions 58 extending across an array ofparallel fins 32′ formed from thesubstrate 32. It will be appreciated that thefins 32′ may or may not have sidewalls that are entirely vertical. The bottoms of thefins 32′ may in fact be larger in width than the top portions thereof. For example, if thesubstrate 32 in an exemplary embodiment is a (100) substrate, the side wall surfaces of the semiconductor fins described as (110) surfaces are at least close to being (110) surfaces but may or may not be exactly (110) surfaces. Fin width dimensions are accordingly average dimensions where fin width is not uniform. - Each asymmetric field-effect transistor device within the exemplary structure includes a
semiconductor substrate 32, a dopedepitaxial source region 50A on thesemiconductor substrate 32, and a dopedepitaxial drain region 50B on the semiconductor substrate. As schematically illustrated inFIG. 10B , the source region epitaxy, being formed in recesses having laterally extending portions, comprises embedded epitaxial structures that extend beneath the top surface of theSTI layer 64. The drain region epitaxy is formed on the fin sidewalls (cladding epitaxy) in the illustrated embodiment and over the top ends of the fins, but does not extend below the top surface of the STI layer. The bottom portions of thefins 32′ are embedded within the electrically insulating shallow trench isolation (STI)layer 64. Thesemiconductor channels 50C beneath thegate regions 58 are operatively associated with the doped epitaxial source region and the doped epitaxial drain region. Eachgate electrode 58 includes a drain side and a source side. Thesource regions 50A extend beneath the source sides of thegate electrodes 58 in some embodiments. The widths of the top portions of thesource regions 50A exceed the widths of the top portions of thedrain regions 50B and therefore extend further towards thechannel regions 50C than thedrain regions 50B. Agate dielectric layer 56 is between each gate electrode and the channel region operatively associated therewith. In some embodiments, by having embedded epitaxy as the source and cladding epitaxy as the drain, epitaxy volume in the source is greater than that in drain because drain side still have the original undoped fin. By using the same thermal anneal, there will be more junction overlap on the source side than the drain side because of more dopant atoms in source side than the drain side. - While the fabrication process and resulting devices have been described with respect to silicon-based transistors, it will be appreciated that materials other than those described herein, such as III-V compound semiconductor materials, can be employed in the formation of field-effect transistors having asymmetric source/drain regions. The techniques and concepts disclosed herein can be applied in the fabrication of various types of field-effect transistors, including planar transistors. By employing techniques substantially as described above to obtain a planar transistor, the drain will comprise raised epitaxy (epitaxy on top of the surface of the substrate on drain side), and the source will comprise embedded epitaxy.
FIG. 7B schematically illustrates the formation of source and drain regions during the fabrication of a planar transistor. Such techniques and concepts are further applicable to non-planar transistors (e.g. FinFET, nanosheet transistors, and nanowire transistors) where it may be desirable to provide greater gate-to-source junction overlap and relatively less gate-to-drain junction overlap. In embodiments wherein FinFET devices are formed, thechannels 50C are portions of monolithic semiconductor fins. For nanosheet or nanowire transistors, fins comprising the channels may include stacked nanosheets or nanowires. In some embodiments, n-type MOSFETs and p-type MOSFETs formed on the same substrate may have the same or different channel materials. For example, an n-type FinFET may include a channel comprising a portion of a silicon fin and a p-type FinFET may have a silicon germanium fin channel. - There are numerous techniques used by those skilled in the art to remove material at various stages of creating a semiconductor structure. As used herein, these processes are referred to generically as “etching”. For example, etching includes techniques of wet etching, dry etching, chemical oxide removal (COR) etching, and reactive ion etching (RIE), which are all known techniques to remove select material when forming a semiconductor structure. The techniques and application of etching are well understood by those skilled in the art and, as such, a more detailed description of such processes is not presented herein.
- Although the overall fabrication method and the structures formed thereby are novel, certain individual processing steps required to implement the method may utilize conventional semiconductor fabrication techniques and conventional semiconductor fabrication tooling. These techniques and tooling will already be familiar to one having ordinary skill in the relevant arts given the teachings herein. Moreover, one or more of the processing steps and tooling used to fabricate semiconductor devices are also described in a number of readily available publications, including, for example: James D. Plummer et al., Silicon VLSI Technology: Fundamentals, Practice, and Modeling 1st Edition, Prentice Hall, 2001 and P. H. Holloway et al., Handbook of Compound Semiconductors: Growth, Processing, Characterization, and Devices, Cambridge University Press, 2008, which are both hereby incorporated by reference herein. It is emphasized that while some individual processing steps are set forth herein, those steps are merely illustrative, and one skilled in the art may be familiar with several equally suitable alternatives that would be applicable.
- It is to be appreciated that the various layers and/or regions shown in the accompanying figures may not be drawn to scale. Furthermore, one or more layers of a type commonly used in such integrated circuit devices may not be explicitly shown in a given figure for ease of explanation. This does not imply that the layer(s) not explicitly shown are omitted in the actual integrated circuit device.
- Given the discussion thus far, it will be appreciated that, in general terms, an exemplary asymmetric field-effect transistor device includes a
semiconductor substrate 32 including a first region, a second region, and achannel region 50C between the first and second regions. The first region includes arecess 44′ extending vertically therein while the second region lacks a recess. Agate electrode 58 is operatively associated with thechannel region 50C of the substrate. Agate dielectric layer 56 is between the gate electrode and the channel region. A dopedepitaxial source region 50A is on the first region of the semiconductor substrate and extends within the recess, as shown inFIGS. 10A and 10B . A dopedepitaxial drain region 50B is on the second region of the semiconductor substrate. Thesemiconductor substrate 32 may include asemiconductor fin 32′, the channel region and the recess being within the semiconductor fin and the drain region being on an unrecessed portion of the fin as schematically illustrated inFIGS. 10B and 10C . Thesource region 50A may extend beneath a portion of thegate dielectric layer 56, such as shown inFIG. 10A . The source region may further extend beneath a portion of thegate electrode 58. - A method of fabricating asymmetric field-effect transistor devices includes obtaining a structure including a semiconductor substrate having a plurality of parallel fins, the fins including first portions including recesses, second portions lacking recesses, and channel regions between the first and second portions.
FIG. 6 schematically illustrates an exemplary structure. Embedded source regions are epitaxially grown within the recesses in the first portions of the fins and cladded drain regions are epitaxially grown on the second, unrecessed portions of the fins. Agate dielectric layer 56 is deposited over the channel regions of the fins andmetal gates 58 are formed on the gate dielectric layer, as shown inFIG. 9 . The fabrication method may further include forming a plurality ofdummy gates 38 on the structure, the dummy gates extending perpendicularly with respect to the plurality ofparallel fins 32′. Therecesses 44′ are formed in the first portions of the substrate between pairs of the plurality of dummy gates and include undercut portions extending beneath the dummy gates, as shown inFIG. 5 . The dummy gates are ultimately replaced with themetal gates 58. The source regions and the drain regions are grown simultaneously in some embodiments using the same precursor gases. In some embodiments, the fabrication method further includes formingdielectric columns 54 between the dummy gates and extending vertically over the source and drain regions, such as shown inFIG. 8 . The dummy gates are then removed to form trenches between the dielectric columns.Sidewall spacers 46 are formed on the sidewalls of the dielectric columns, possibly following trimming of the dielectric columns to reduce the widths thereof. One or more embodiments of the fabrication method include formingsacrificial mandrels 36 on the semiconductor substrate, the dummy gates being formed as spacers on sidewalls of the sacrificial mandrels using a sidewall image transfer process. A structure as shown inFIG. 2 may accordingly be obtained. The sacrificial mandrels are removed from the dummy gates to form a plurality of firstvertical trenches 44 as shown inFIG. 4 .Dielectric columns 54 are formed within the plurality of firstvertical trenches 44 subsequent to forming the source regions. The fabrication method may further include forming a secondvertical trench 40 between a pair of thedummy gates 38 as shown inFIG. 2 . The second vertical trench is filled with a fillingmaterial 42 having a different composition from the mandrels and dummy gates, which can accordingly be etched selectively with respect to each other. The fillingmaterial 42 is removed selectively with respect to the dummy gates to expose the second portions of the semiconductor substrate, as shown inFIG. 6 . The second vertical trench is filled with one of thedielectric columns 54 subsequent to drain epitaxy. - At least a portion of the techniques described above may be implemented in an integrated circuit. In forming integrated circuits, identical dies are typically fabricated in a repeated pattern on a surface of a semiconductor wafer. Each die includes a device described herein, and may include other structures and/or circuits. The individual dies are cut or diced from the wafer, then packaged as an integrated circuit. One skilled in the art would know how to dice wafers and package die to produce integrated circuits. Any of the exemplary devices illustrated in the accompanying figures, or portions thereof, may be part of an integrated circuit. Integrated circuits so manufactured are considered part of this invention.
- Those skilled in the art will appreciate that the exemplary structures discussed above can be distributed in raw form (i.e., a single wafer having multiple unpackaged chips), as bare dies, in packaged form, or incorporated as parts of intermediate products or end products that benefit from having asymmetric transistors therein formed in accordance with one or more of the exemplary embodiments.
- The illustrations of embodiments described herein are intended to provide a general understanding of the various embodiments, and they are not intended to serve as a complete description of all the elements and features of apparatus and systems that might make use of the circuits and techniques described herein. Many other embodiments will become apparent to those skilled in the art given the teachings herein; other embodiments are utilized and derived therefrom, such that structural and logical substitutions and changes can be made without departing from the scope of this invention. It should also be noted that, in some alternative implementations, some of the steps of the exemplary methods may occur out of the order noted in the figures. For example, two steps shown in succession may, in fact, be executed substantially concurrently, or certain steps may sometimes be executed in the reverse order, depending upon the functionality involved. The drawings are also merely representational and are not drawn to scale. Accordingly, the specification and drawings are to be regarded in an illustrative rather than a restrictive sense.
- Embodiments are referred to herein, individually and/or collectively, by the term “embodiment” merely for convenience and without intending to limit the scope of this application to any single embodiment or inventive concept if more than one is, in fact, shown. Thus, although specific embodiments have been illustrated and described herein, it should be understood that an arrangement achieving the same purpose can be substituted for the specific embodiment(s) shown; that is, this invention is intended to cover any and all adaptations or variations of various embodiments. Combinations of the above embodiments, and other embodiments not specifically described herein, will become apparent to those of skill in the art given the teachings herein.
- The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting. As used herein, the singular forms “a,” “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises” and/or “comprising,” when used in this specification, specify the presence of stated features, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, steps, operations, elements, components, and/or groups thereof. Terms such as “bottom”, “top”, “above”, “over”, “under” and “below” are used to indicate relative positioning of elements or structures to each other as opposed to relative elevation. If a layer of a structure is described herein as “over” or adjoining another layer, it will be understood that there may or may not be intermediate elements or layers between the two specified layers. If a layer is described as “directly on” another layer, direct contact of the two layers is indicated.
- The corresponding structures, materials, acts, and equivalents of means or step-plus-function elements, if any, in the claims below are intended to include any structure, material, or act for performing the function in combination with other claimed elements as specifically claimed. The description of the various embodiments has been presented for purposes of illustration and description, but is not intended to be exhaustive or limited to the forms disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit thereof. The embodiments were chosen and described in order to best explain principles and practical applications, and to enable others of ordinary skill in the art to understand the various embodiments with various modifications as are suited to the particular use contemplated.
- The abstract is provided to comply with 37 C.F.R. § 1.72(b), which requires an abstract that will allow the reader to quickly ascertain the nature of the technical invention. It is submitted with the understanding that it will not be used to interpret or limit the scope or meaning of the claims. In addition, in the foregoing Detailed Description, it can be seen that various features are grouped together in a single embodiment for the purpose of streamlining the invention. This method of invention is not to be interpreted as reflecting an intention that the claimed embodiments require more features than are expressly recited in each claim. Rather, as the appended claims reflect, the claimed subject matter may lie in less than all features of a single embodiment. Thus the following claims are hereby incorporated into the Detailed Description, with each claim standing on its own as separately claimed subject matter.
- Given the teachings provided herein, one of ordinary skill in the art will be able to contemplate other implementations and applications of the techniques and disclosed embodiments. Although illustrative embodiments have been described herein with reference to the accompanying drawings, it is to be understood that illustrative embodiments are not limited to those precise embodiments, and that various other changes and modifications are made therein by one skilled in the art without departing from the scope of the appended claims.
Claims (21)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/291,931 US20190393345A1 (en) | 2018-06-22 | 2019-03-04 | Transistor with asymmetric source/drain overlap |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/016,454 US10249755B1 (en) | 2018-06-22 | 2018-06-22 | Transistor with asymmetric source/drain overlap |
US16/291,931 US20190393345A1 (en) | 2018-06-22 | 2019-03-04 | Transistor with asymmetric source/drain overlap |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/016,454 Division US10249755B1 (en) | 2018-06-22 | 2018-06-22 | Transistor with asymmetric source/drain overlap |
Publications (1)
Publication Number | Publication Date |
---|---|
US20190393345A1 true US20190393345A1 (en) | 2019-12-26 |
Family
ID=65898675
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/016,454 Expired - Fee Related US10249755B1 (en) | 2018-06-22 | 2018-06-22 | Transistor with asymmetric source/drain overlap |
US16/291,367 Expired - Fee Related US10510885B1 (en) | 2018-06-22 | 2019-03-04 | Transistor with asymmetric source/drain overlap |
US16/291,931 Abandoned US20190393345A1 (en) | 2018-06-22 | 2019-03-04 | Transistor with asymmetric source/drain overlap |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/016,454 Expired - Fee Related US10249755B1 (en) | 2018-06-22 | 2018-06-22 | Transistor with asymmetric source/drain overlap |
US16/291,367 Expired - Fee Related US10510885B1 (en) | 2018-06-22 | 2019-03-04 | Transistor with asymmetric source/drain overlap |
Country Status (1)
Country | Link |
---|---|
US (3) | US10249755B1 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20200091288A1 (en) * | 2018-09-18 | 2020-03-19 | International Business Machines Corporation | Inner spacer formation and contact resistance reduction in nanosheet transistors |
US10763177B1 (en) * | 2019-03-01 | 2020-09-01 | International Business Machines Corporation | I/O device for gate-all-around transistors |
US10937786B2 (en) * | 2018-09-18 | 2021-03-02 | Globalfoundries U.S. Inc. | Gate cut structures |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10475792B2 (en) * | 2017-06-08 | 2019-11-12 | Ubiq Semiconductor Corp. | Power transistor device |
US10134859B1 (en) | 2017-11-09 | 2018-11-20 | International Business Machines Corporation | Transistor with asymmetric spacers |
US11075268B2 (en) * | 2019-08-15 | 2021-07-27 | Globalfoundries U.S. Inc. | Transistors with separately-formed source and drain |
US11177385B2 (en) * | 2020-02-04 | 2021-11-16 | Globalfoundries U.S. Inc. | Transistors with a hybrid source or drain |
US11164795B2 (en) * | 2020-03-24 | 2021-11-02 | Globalfoundries U.S. Inc. | Transistors with source/drain regions having sections of epitaxial semiconductor material |
US20220359718A1 (en) * | 2021-05-10 | 2022-11-10 | Tokyo Electron Limited | Sacrificial gate capping layer for gate protection |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9379106B2 (en) * | 2013-08-22 | 2016-06-28 | Samsung Electronics Co., Ltd. | Semiconductor devices having 3D channels, and methods of fabricating semiconductor devices having 3D channels |
US9412656B2 (en) * | 2014-02-14 | 2016-08-09 | Taiwan Semiconductor Manufacturing Co., Ltd. | Reverse tone self-aligned contact |
US20160284820A1 (en) * | 2015-03-27 | 2016-09-29 | International Business Machines Corporation | Symmetrical extension junction formation with low-k spacer and dual epitaxial process in finfet device |
US20180350932A1 (en) * | 2015-12-23 | 2018-12-06 | Intel Corporation | Transistor with inner-gate spacer |
US20180374927A1 (en) * | 2015-12-23 | 2018-12-27 | Intel Corporation | Transistor with dual-gate spacer |
Family Cites Families (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2685149B2 (en) | 1988-04-11 | 1997-12-03 | 住友電気工業株式会社 | Method for manufacturing field effect transistor |
US6121093A (en) | 1998-09-30 | 2000-09-19 | Intel Corporation | Method of making asymmetrical transistor structures |
US20020034854A1 (en) | 1999-11-19 | 2002-03-21 | Lu Tao Cheng | Process and integrated circuit for a multilevel memory cell with an asymmetric drain |
US6610576B2 (en) | 2001-12-13 | 2003-08-26 | International Business Machines Corporation | Method for forming asymmetric dual gate transistor |
US7585735B2 (en) | 2005-02-01 | 2009-09-08 | Freescale Semiconductor, Inc. | Asymmetric spacers and asymmetric source/drain extension layers |
US8441000B2 (en) | 2006-02-01 | 2013-05-14 | International Business Machines Corporation | Heterojunction tunneling field effect transistors, and methods for fabricating the same |
US7915670B2 (en) | 2007-07-16 | 2011-03-29 | International Business Machines Corporation | Asymmetric field effect transistor structure and method |
US7768006B2 (en) | 2008-05-29 | 2010-08-03 | International Business Machines Corporation | Field effect structure and method including spacer shaped metal gate with asymmetric source and drain regions |
DE102008049719A1 (en) | 2008-09-30 | 2010-04-08 | Advanced Micro Devices, Inc., Sunnyvale | Asymmetric transistor devices made by asymmetric spacers and suitable implantation |
US8138030B2 (en) | 2009-09-15 | 2012-03-20 | International Business Machines Corporation | Asymmetric finFET device with improved parasitic resistance and capacitance |
CN101834141B (en) | 2010-04-28 | 2015-03-04 | 复旦大学 | Preparation method of asymmetrical source drain field effect transistor |
US8258031B2 (en) | 2010-06-15 | 2012-09-04 | International Business Machines Corporation | Fabrication of a vertical heterojunction tunnel-FET |
US8866214B2 (en) | 2011-10-12 | 2014-10-21 | International Business Machines Corporation | Vertical transistor having an asymmetric gate |
DE102011119497B4 (en) | 2011-11-26 | 2013-07-04 | Forschungszentrum Jülich GmbH | Band-to-band tunnel field effect transistor with graded semiconductor heterostructure in the tunnel junction and method for its production |
DE112013007050T5 (en) | 2013-06-27 | 2016-03-17 | Intel Corporation | Tunnel field effect transistors (TFETs) with undoped drain underlap wrap areas |
US9391204B1 (en) | 2015-03-12 | 2016-07-12 | International Business Machines Corporation | Asymmetric FET |
CN104779292B (en) | 2015-03-23 | 2018-01-09 | 华为技术有限公司 | Tunneling field-effect transistor and preparation method thereof |
KR101682420B1 (en) | 2015-06-23 | 2016-12-06 | 서강대학교산학협력단 | Self-aligned heterojunction tunnel field-effect transistor using selective germanium condensation and sidewall processes |
US9362383B1 (en) | 2015-09-17 | 2016-06-07 | International Business Machines Corporation | Highly scaled tunnel FET with tight pitch and method to fabricate same |
US9508597B1 (en) | 2015-09-18 | 2016-11-29 | Globalfoundries Inc. | 3D fin tunneling field effect transistor |
US9543435B1 (en) | 2015-10-20 | 2017-01-10 | International Business Machines Corporation | Asymmetric multi-gate finFET |
US9905647B2 (en) | 2015-10-28 | 2018-02-27 | University Of Notre Dame Du Lac | Group III-nitride compound heterojunction tunnel field-effect transistors and methods for making the same |
US9659942B1 (en) | 2015-11-24 | 2017-05-23 | International Business Machines Corporation | Selective epitaxy growth for semiconductor devices with fin field-effect transistors (FinFET) |
US9634138B1 (en) | 2016-08-24 | 2017-04-25 | Qualcomm Incorporated | Field-effect transistor (FET) devices employing adjacent asymmetric active gate / dummy gate width layout |
US9837403B1 (en) | 2016-09-27 | 2017-12-05 | International Business Machines Corporation | Asymmetrical vertical transistor |
US10134859B1 (en) | 2017-11-09 | 2018-11-20 | International Business Machines Corporation | Transistor with asymmetric spacers |
US10236364B1 (en) | 2018-06-22 | 2019-03-19 | International Busines Machines Corporation | Tunnel transistor |
-
2018
- 2018-06-22 US US16/016,454 patent/US10249755B1/en not_active Expired - Fee Related
-
2019
- 2019-03-04 US US16/291,367 patent/US10510885B1/en not_active Expired - Fee Related
- 2019-03-04 US US16/291,931 patent/US20190393345A1/en not_active Abandoned
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9379106B2 (en) * | 2013-08-22 | 2016-06-28 | Samsung Electronics Co., Ltd. | Semiconductor devices having 3D channels, and methods of fabricating semiconductor devices having 3D channels |
US9412656B2 (en) * | 2014-02-14 | 2016-08-09 | Taiwan Semiconductor Manufacturing Co., Ltd. | Reverse tone self-aligned contact |
US20160284820A1 (en) * | 2015-03-27 | 2016-09-29 | International Business Machines Corporation | Symmetrical extension junction formation with low-k spacer and dual epitaxial process in finfet device |
US20180350932A1 (en) * | 2015-12-23 | 2018-12-06 | Intel Corporation | Transistor with inner-gate spacer |
US20180374927A1 (en) * | 2015-12-23 | 2018-12-27 | Intel Corporation | Transistor with dual-gate spacer |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20200091288A1 (en) * | 2018-09-18 | 2020-03-19 | International Business Machines Corporation | Inner spacer formation and contact resistance reduction in nanosheet transistors |
US10756175B2 (en) * | 2018-09-18 | 2020-08-25 | International Business Machines Corporation | Inner spacer formation and contact resistance reduction in nanosheet transistors |
US10937786B2 (en) * | 2018-09-18 | 2021-03-02 | Globalfoundries U.S. Inc. | Gate cut structures |
US10763177B1 (en) * | 2019-03-01 | 2020-09-01 | International Business Machines Corporation | I/O device for gate-all-around transistors |
Also Published As
Publication number | Publication date |
---|---|
US10249755B1 (en) | 2019-04-02 |
US10510885B1 (en) | 2019-12-17 |
US20190393344A1 (en) | 2019-12-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10510885B1 (en) | Transistor with asymmetric source/drain overlap | |
US10516028B2 (en) | Transistor with asymmetric spacers | |
US10483382B1 (en) | Tunnel transistor | |
US10332963B1 (en) | Uniformity tuning of variable-height features formed in trenches | |
US20220123144A1 (en) | Gate-all-around field-effect transistor with asymmetric threshold voltage | |
US10090303B2 (en) | Fabrication of vertical field effect transistors with uniform structural profiles | |
US9859384B2 (en) | Vertical field effect transistors with metallic source/drain regions | |
US10892331B2 (en) | Channel orientation of CMOS gate-all-around field-effect transistor devices for enhanced carrier mobility | |
CN108470737B (en) | Three-dimensional memory and manufacturing method thereof | |
TWI765577B (en) | Semiconductor device and method for forming the same | |
US11824104B2 (en) | Method of gap filling for semiconductor device | |
US20230207622A1 (en) | Semiconductor structure having stacked power rails | |
US11804408B2 (en) | Semiconductor device and method | |
US20230369396A1 (en) | Field effect transistor with dual layer isolation structure and method | |
US11557518B2 (en) | Gapfill structure and manufacturing methods thereof | |
US20240105789A1 (en) | Semiconductor device including a field effect transistor | |
US20230033289A1 (en) | Gate structures in transistor devices and methods of forming same | |
US12002854B2 (en) | Semiconductor device and method of manufacture | |
US11189531B2 (en) | Fin field-effect transistor device and method | |
US20230028653A1 (en) | Semiconductor Device and Method of Forming Same | |
US20220392889A1 (en) | Capacitor structure for semiconductor device and method | |
US20230155006A1 (en) | Semiconductor Device and Method | |
US20230068434A1 (en) | Source/Drain Device and Method of Forming Thereof | |
TW202410469A (en) | Semiconductor device and methods of forming the same | |
CN116682823A (en) | Semiconductor device and method of forming the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHENG, KANGGUO;XU, PENG;WU, HENG;AND OTHERS;REEL/FRAME:048496/0128 Effective date: 20180607 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
AS | Assignment |
Owner name: ELPIS TECHNOLOGIES INC., CANADA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:052557/0327 Effective date: 20200306 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |