US20180114782A1 - Manufacturing method of package-on-package structure - Google Patents
Manufacturing method of package-on-package structure Download PDFInfo
- Publication number
- US20180114782A1 US20180114782A1 US15/717,953 US201715717953A US2018114782A1 US 20180114782 A1 US20180114782 A1 US 20180114782A1 US 201715717953 A US201715717953 A US 201715717953A US 2018114782 A1 US2018114782 A1 US 2018114782A1
- Authority
- US
- United States
- Prior art keywords
- conductive wires
- encapsulant
- spacer
- manufacturing
- welding
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 36
- 125000006850 spacer group Chemical group 0.000 claims abstract description 70
- 239000008393 encapsulating agent Substances 0.000 claims abstract description 63
- 238000003466 welding Methods 0.000 claims description 75
- 239000012790 adhesive layer Substances 0.000 claims description 12
- 238000000034 method Methods 0.000 description 32
- 230000008569 process Effects 0.000 description 23
- 239000010410 layer Substances 0.000 description 18
- 239000000463 material Substances 0.000 description 10
- 230000002093 peripheral effect Effects 0.000 description 6
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 5
- 229910052802 copper Inorganic materials 0.000 description 5
- 239000010949 copper Substances 0.000 description 5
- 239000012792 core layer Substances 0.000 description 5
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 4
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 3
- 229910052737 gold Inorganic materials 0.000 description 3
- 239000010931 gold Substances 0.000 description 3
- 238000000227 grinding Methods 0.000 description 3
- 229910000679 solder Inorganic materials 0.000 description 3
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 2
- 239000004020 conductor Substances 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 230000017525 heat dissipation Effects 0.000 description 2
- 239000000203 mixture Substances 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000000465 moulding Methods 0.000 description 2
- 229910052759 nickel Inorganic materials 0.000 description 2
- 238000007639 printing Methods 0.000 description 2
- 230000009467 reduction Effects 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 229910052709 silver Inorganic materials 0.000 description 2
- 239000004332 silver Substances 0.000 description 2
- 238000004528 spin coating Methods 0.000 description 2
- 229910017083 AlN Inorganic materials 0.000 description 1
- PIGFYZPCRLYGLF-UHFFFAOYSA-N Aluminum nitride Chemical compound [Al]#N PIGFYZPCRLYGLF-UHFFFAOYSA-N 0.000 description 1
- 239000004593 Epoxy Substances 0.000 description 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- 239000000853 adhesive Substances 0.000 description 1
- 230000001070 adhesive effect Effects 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 230000002860 competitive effect Effects 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000002708 enhancing effect Effects 0.000 description 1
- 239000003822 epoxy resin Substances 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
- 238000012536 packaging technology Methods 0.000 description 1
- 239000002245 particle Substances 0.000 description 1
- 230000000149 penetrating effect Effects 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 229920000647 polyepoxide Polymers 0.000 description 1
- 230000002250 progressing effect Effects 0.000 description 1
- 229920005989 resin Polymers 0.000 description 1
- 239000011347 resin Substances 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 229910052718 tin Inorganic materials 0.000 description 1
- 239000011135 tin Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/4853—Connection or disconnection of other leads to or from a metallisation, e.g. pins, wires, bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/486—Via connections through the substrate with or without pins
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4885—Wire-like parts or pins
- H01L21/4889—Connection or disconnection of other leads to or from wire-like parts, e.g. wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/561—Batch processing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/565—Moulds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
- H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/367—Cooling facilitated by shape of device
- H01L23/3672—Foil-like cooling fins or heat sinks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/42—Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
- H01L23/433—Auxiliary members in containers characterised by their shape, e.g. pistons
- H01L23/4334—Auxiliary members in encapsulations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/49—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions wire-like arrangements or pins or rods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49833—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers the chip support structure consisting of a plurality of insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/50—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor for integrated circuit devices, e.g. power bus, number of leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5384—Conductive vias through the substrate with or without pins, e.g. buried coaxial conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/03—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/27—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/07—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
- H01L25/071—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next and on each other, i.e. mixed assemblies
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
- H01L25/105—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/18—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/03—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/07—Structure, shape, material or disposition of the bonding areas after the connecting process
- H01L2224/08—Structure, shape, material or disposition of the bonding areas after the connecting process of an individual bonding area
- H01L2224/081—Disposition
- H01L2224/0812—Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
- H01L2224/08151—Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding the bonding area connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/08221—Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding the bonding area connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/08245—Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding the bonding area connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1302—Disposition
- H01L2224/13023—Disposition the whole bump connector protruding from the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13147—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16235—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a via metallisation of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16237—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area disposed in a recess of the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/29139—Silver [Ag] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29199—Material of the matrix
- H01L2224/29294—Material of the matrix with a principal constituent of the material being a liquid not provided for in groups H01L2224/292 - H01L2224/29291
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29298—Fillers
- H01L2224/29299—Base material
- H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/29339—Silver [Ag] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/3224—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the layer connector connecting between the body and an opposite side of the item with respect to the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45147—Copper (Cu) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48235—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a via metallisation of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73253—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
- H01L2224/82009—Pre-treatment of the connector or the bonding area
- H01L2224/8203—Reshaping, e.g. forming vias
- H01L2224/82047—Reshaping, e.g. forming vias by mechanical means, e.g. severing, pressing, stamping
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/83007—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector involving a permanent auxiliary member being left in the finished device, e.g. aids for holding or protecting the layer connector during or after the bonding process
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/831—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus
- H01L2224/83101—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus as prepeg comprising a layer connector, e.g. provided in an insulating plate member
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/85007—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector involving a permanent auxiliary member being left in the finished device, e.g. aids for holding or protecting the wire connector during or after the bonding process
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8512—Aligning
- H01L2224/85148—Aligning involving movement of a part of the bonding apparatus
- H01L2224/85169—Aligning involving movement of a part of the bonding apparatus being the upper part of the bonding apparatus, i.e. bonding head, e.g. capillary or wedge
- H01L2224/8518—Translational movements
- H01L2224/85181—Translational movements connecting first on the semiconductor or solid-state body, i.e. on-chip, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8512—Aligning
- H01L2224/85148—Aligning involving movement of a part of the bonding apparatus
- H01L2224/85169—Aligning involving movement of a part of the bonding apparatus being the upper part of the bonding apparatus, i.e. bonding head, e.g. capillary or wedge
- H01L2224/8518—Translational movements
- H01L2224/85186—Translational movements connecting first outside the semiconductor or solid-state body, i.e. off-chip, reverse stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9222—Sequential connecting processes
- H01L2224/92222—Sequential connecting processes the first connecting process involving a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9222—Sequential connecting processes
- H01L2224/92222—Sequential connecting processes the first connecting process involving a bump connector
- H01L2224/92225—Sequential connecting processes the first connecting process involving a bump connector the second connecting process involving a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1017—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
- H01L2225/1023—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the support being an insulating substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1017—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
- H01L2225/1035—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the device being entirely enclosed by the support, e.g. high-density interconnect [HDI]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1041—Special adaptations for top connections of the lowermost container, e.g. redistribution layer, integral interposer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1047—Details of electrical connections between containers
- H01L2225/1058—Bump or bump-like electrical connections, e.g. balls, pillars, posts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1076—Shape of the containers
- H01L2225/1088—Arrangements to limit the height of the assembly
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1094—Thermal management, e.g. cooling
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/42—Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49838—Geometry or layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/07—Structure, shape, material or disposition of the bonding areas after the connecting process
- H01L24/08—Structure, shape, material or disposition of the bonding areas after the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
- H01L24/92—Specific sequence of method steps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
- H01L2924/143—Digital devices
- H01L2924/1431—Logic devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
- H01L2924/143—Digital devices
- H01L2924/1433—Application-specific integrated circuit [ASIC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
- H01L2924/1533—Connection portion the connection portion being formed on the die mounting surface of the substrate the connection portion being formed both on the die mounting surface of the substrate and outside the die mounting surface of the substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Definitions
- the present invention generally relates to a manufacturing method of a package structure, and more particularly relates to a manufacturing method of a package-on-package (POP) structure.
- POP package-on-package
- the disclosure provides a manufacturing method of a package-on-package (POP) structure, which reduces the overall thickness and the manufacturing cost thereof.
- POP package-on-package
- the disclosure provides a manufacturing method of a POP structure.
- the method includes at least the following steps.
- a die is bonded on a first circuit carrier.
- a spacer is disposed on the die.
- the spacer and the first circuit carrier are connected through a plurality of conductive wires.
- An encapsulant is formed to encapsulate the die, the spacer and the conductive wires.
- a thickness of the encapsulant is reduced until at least a portion of each of the conductive wires is removed to form a first package structure.
- a second package structure is stacked on the first package structure. The second package structure is electrically connected to the conductive wires.
- the spacer disposed on the die is conducive to form the conductive wires.
- the rest portion of the conductive wires in the encapsulant may serve as the electrical connecting path between the first package structure and the second package structure.
- the overall thickness of the POP structure may be reduced and the lower manufacturing costs may be achieved.
- FIG. 1A to FIG. 1F are schematic cross-sectional views illustrating manufacturing method of a POP structure according to an embodiment of the disclosure.
- FIG. 2A to FIG. 2F are schematic cross-sectional views illustrating manufacturing method of a POP structure according to another embodiment of the disclosure.
- FIG. 1A to FIG. 1F are schematic cross-sectional views illustrating manufacturing method of a POP structure according to an embodiment of the disclosure.
- a first circuit carrier 110 is provided.
- the first circuit carrier 110 may have a top surface S 1 and a bottom surface S 2 opposite to the top surface S 1 .
- the first circuit carrier 110 may include a core layer 112 , a top circuit layer 114 disposed on the top surface S 1 and the bottom circuit layer 116 disposed on the bottom surface S 2 of the first circuit carrier 110 .
- the core layer 112 is disposed between and electrically connects the top circuit layer 114 and the bottom circuit layer 116 .
- the top circuit layer 114 and the bottom circuit layer 116 may respectively include a plurality of conductive pads 114 a and 116 a used for further electrical connection.
- the conductive pads 114 a and the conductive pads 116 a may be formed by the same material and the same process such as using copper, solder, gold, nickel, or the like through photolithography and etching processes. In some other embodiments, the conductive pads 114 a and the conductive pads 116 a may be formed by different materials and/or different processes according to the design requirement.
- the core layer 112 may further include embedded circuit layers serving as an intermediate circuit layer electrically connected to the top circuit layer 114 and the bottom circuit layer 116 .
- the core layer 112 may include a base layer and a plurality of conductive vias penetrating through the base layer. The two opposite ends of the conductive vias of the core layer 112 may electrically connect to the conductive pads 114 a of the top circuit layer 114 and the conductive pads 116 a of the bottom circuit layer 116 .
- the first package structure 100 may include a plurality of conductive structures 118 formed on the bottom surface S 2 of the first package structure 100 .
- a material of the conductive structures 118 may include copper, tin, gold, nickel or other suitable conductive material.
- the conductive structures 118 may be, for example, conductive bumps, conductive pillars, or solder balls formed by a ball placement process and a reflow process. It should be noted that other possible forms and shapes of the conductive structures 118 may be utilized for further electrical connection. In some embodiments, the conductive structures 118 may form an array arranged to have fine pitch on the bottom surface S 2 of the first circuit carrier 110 for requirement in the subsequent processes.
- a first die 120 may be disposed on the top surface S 1 of the first circuit carrier 110 .
- the first die 120 may be electrically connected to the first circuit carrier 110 through flip-chip bonding.
- an active surface (not illustrated) of the first die 120 is coupled to the conductive pads 114 a of the top circuit layer 114 of the first circuit carrier 110 through a plurality of conductive bumps 122 .
- the conductive bumps 122 may be copper bumps.
- solders (not illustrated) may be applied onto surfaces of the conductive bumps 122 to couple with the conductive pads 114 a .
- the first die 120 may be, for example, an ASIC (Application-Specific Integrated Circuit).
- the first die 120 may be used to perform logic applications. However, it construes no limitation in the disclosure. Other suitable active devices may also be utilized as the first die 120 .
- a spacer 130 is disposed on the first die 120 .
- the spacer 130 is bonded to the first die 120 through an adhesive layer 140 .
- the adhesive layer 140 may be a die attach film or forming from the adhesive composition including an epoxy resin.
- the adhesive layer 140 may be formed by methods such as spin coating, inject printing or other suitable methods for providing a structural support without the need for mechanical clamping between the first die 120 and the spacer 130 .
- the spacer 130 may include a second circuit carrier 132 with conductive pads on the surface opposite to the first die 120 for the subsequent bonding process. It should be noted that other suitable forms of the spacer 130 may be utilized and the details will be described later in other embodiments.
- the spacer 130 may serve as a dummy chip for performing the subsequent wire bonding process and/or providing a spacer function to prevent damage to the first die 120 .
- the size and the thickness of the spacer 130 may construe no limitation to the unit sizes and unit thicknesses of the first die 120 .
- the spacer 130 may be a semiconductor carrier having a similar shape or appearance as that of a chip while not having active devices formed therein.
- the spacer 130 and the first die 120 may be mechanically coupled but electrically isolated from each other when the entire manufacturing process is completed.
- the spacer 130 and the first circuit carrier 110 are connected through a plurality of conductive wires 150 .
- the conductive wires 150 may be formed through a wire bonder (not illustrated).
- the types of the wire bonder may include wedge bond or ball bond or other suitable wire bonder according to the design requirement.
- the conductive wires 150 are connected between the second circuit carrier 132 of the spacer 130 and the first circuit carrier 110 .
- a material of the conductive wires 150 may be gold, copper or other suitable material, which is not limited thereto.
- each of the conductive wires 150 may include a first welding segment 152 , a sacrificial segment 154 and a second welding segment 156 .
- Each of the first welding segments 152 of the conductive wires 150 is coupled to the first circuit carrier 110 and each of the second welding segments 156 of the conductive wires 150 is coupled to the second circuit carrier 132 of the spacer 130 .
- the conductive wires 150 are formed from the first circuit carrier 110 to the spacer 130 .
- each of the sacrificial segments 154 of the conductive wires 150 is formed between one of the first welding segments 152 and one of the second welding segments 156 .
- each of the conductive wires 150 may be formed in the sequence of the first welding segment 152 , the sacrificial segment 154 and the second welding segment 156 .
- the wire bonder may include an automated device that welds the conductive wires 150 .
- each of the conductive wires 150 is fed through a bonding tool such as a capillary (not illustrated) that applies heat, ultrasonic energy, pressure, or the combination thereof to bond each of the conductive wires 150 between the first circuit carrier 110 and the spacer 130 .
- each of the first welding segments 152 of the conductive wires 150 may include a welding portion 152 a bonded to the first circuit carrier 110 and a wire portion 152 b coupled to the welding portion 152 a .
- the welding portion 152 a of each of the first welding segments 152 may be formed through ball bond, wedge bond, or other suitable bond depending on the design requirement.
- the wire portion 152 b of each of the first welding segments 152 coupled to the welding portion 152 a may be delivered out by the bonding tool of the wire bonder.
- the bonding tool of the wire bonder may move upwards from the first circuit carrier 110 to form the wire portion 152 b in a vertical manner.
- the bonding tool may move in a direction upward away from the first circuit carrier 110 and towards the spacer 130 to form the sacrificial segment 154 .
- An arcing shape in the sacrificial segment 154 of each of the conductive wires 150 may be formed.
- a loop height H 1 of each of the conductive wires 150 may be a distance between the peak of the arcing shape of the sacrificial segment 154 and the bottom end of the welding portion 152 a of the first welding segment 152 coupled to the first circuit carrier 110 .
- the loop height H 1 may depend on the type of the wire bonder and/or the design requirement, which is not limited thereto.
- the bonding tool of the wire bonder may be positioned at the conductive pads of the second circuit carrier 132 of the spacer 130 and a tail bond of each of the second welding segment 156 of the conductive wires 150 may be formed to bond the second circuit carrier 132 .
- the wire bonding process on, the first circuit carrier 110 and the second circuit carrier 132 of the spacer 130 is completed.
- an angle ⁇ 1 between the first welding segment 152 of each of the conductive wires 150 and the first circuit carrier 110 is greater than or equal to an angle ⁇ 2 between the second welding segment 156 of each of the conductive wires 150 and the spacer 130 .
- the angle ⁇ 1 may depend on the types of the wire bonding and/or the design requirement. For example, a ball bonder welds a conductive ball on the conductive pads 114 a of the first circuit carrier 110 to a contact with each of the conductive wire 150 extending away from the conductive ball at right angle.
- the wedge bonder presses the side of the conductive wires 150 against the contact so the angle ⁇ 1 between each of the first welding segments 152 of the conductive wires 150 and the top surface S 1 of the first circuit carrier 110 may be less than 90 degree, but substantially close to 90 degree.
- each of the second welding segments 156 of the conductive wires 150 may be perpendicular to the spacer 130 .
- the angle ⁇ 2 may be 90 degree or substantially close to 90 degree.
- an encapsulant 160 is formed on the top surface S 1 of the first circuit carrier 110 to encapsulate the first die 120 , the spacer 130 , the adhesive layer 140 , and the conductive wires 150 .
- a thickness T 1 of the encapsulant 160 is greater than the loop height H 1 of each of the conductive wires 150 .
- the encapsulant 160 may include a molding compound formed by a molding process.
- the encapsulant 160 may be formed by an insulating material such as epoxy or other suitable resins. However, it construes no limitation in the disclosure.
- the thickness T 1 of the encapsulant 160 is reduced until at least a portion of each of the conductive wires 150 are removed to form a first package structure 100 .
- the thickness T 1 of the encapsulant 160 is reduced to a thickness T 2 as shown in FIG. 1E .
- the sacrificial segments 154 of the conductive wires 150 may be removed.
- a portion of each of the first welding segments 152 of the conductive wires 150 and a portion of each of the second welding segments 156 of the conductive wires 150 may be exposed through the encapsulant 160 .
- the conductive wires 150 is no longer a continuous wires.
- the spacer 130 is no longer coupled to the first circuit carrier 110 though the conductive wires 150 .
- the spacer 130 is no longer electrically connected to the first circuit carrier 110 .
- the spacer 130 serves as a dummy spacer after reducing the thickness T 1 of the encapsulant 160 .
- the encapsulant 160 may be removed by a grinding process.
- the grinding process may be mechanical grinding, chemical mechanical polishing (CMP), etching, or other suitable method, which is not limited thereto.
- CMP chemical mechanical polishing
- etching or other suitable method, which is not limited thereto.
- a top surface of the wire portion 152 b of each of the first welding segment 152 and a top surface of each of the second welding portion 156 are exposed from the encapsulant 160 .
- the top surface of the wire portion 152 b of each of the first welding segment 152 , the top surface of each of the second welding portion 156 , and a top surface of the encapsulant 160 may be coplanar. Wherein, the top surface of the encapsulant 160 may be the surface farthest from the first circuit carrier 110 . In other word, after reducing the thickness T 1 of the encapsulant 160 , a height H 2 of each of the first welding segments 152 is equal to the thickness T 2 of the encapsulant 160 .
- the top surface of the wire portion 152 b may be used for further electrical connection with the first circuit carrier 110 .
- the top surface of each of the second welding portion 156 may be dummy paths.
- both of the top surface of the wire portion 152 b of each of the first welding segment 152 and the top surface of each of the second welding portion 156 may serve as the conductive path for further electrical connection according to the design requirement.
- the thickness reducing process as shown in FIG. 1E is able to aid the overall thickness reduction in the package structure as a whole, thereby achieving package miniaturization.
- a second package structure 200 is stacked on the first package structure 100 to form a package-on-package (POP) structure 10 .
- the second package structure 200 is electrically connected to the conductive wires 150 of the first package structure 100 .
- the second package structure 200 may include a second die 202 such as DRAM or NAND flash memory. In some other embodiments, other active devices may also be utilized in the second package structure 200 .
- the second package structure 200 may include a plurality of conductive terminals 204 as the electrical connection path between the second package structure 200 and the first package structure 100 .
- the second die 202 and the conductive terminals 204 may be electrically connected through circuit layers similar to the connection between the first die 120 and the conductive structures 118 .
- the second package structure 200 may include a central region CR and a peripheral region PR surrounding the central region CR.
- the second die 202 may be located in the central region CR and the conductive terminals 204 may be disposed in the peripheral region PR.
- the second die 202 in the central region CR of the second package structure 200 may be disposed corresponding to the first die 120 of the first package structure 100 .
- each of the conductive terminals 204 in the peripheral region PR of the second package structure 200 may be disposed on one of the first welding segments 152 of the conductive wires 150 exposed by the encapsulant 160 of the first package structure 100 , respectively.
- the second die 202 in the central region CR of the second package structure 200 may be staggered from the first die 120 of the first package structure 100 .
- the conductive terminals 204 may be disposed in both of the central region CR and the peripheral region PR for electrical connection to the first package structure 100 .
- a thermal conductive layer (not illustrated) may be disposed in thermal contact or thermally coupled between the second package structure 200 and the first package structure 100 for enhancing the heat dissipation efficiency. As such, the stress applied onto the POP structure 10 during the subsequent reliability tests may be shared by the thermal conductive layer for increasing the reliability of the POP structure 10 .
- first welding segments 152 may serve as the electrical connection path between the first package structure 100 and the second package structure 200 , an additional interposer for electrically connecting between the first package structure 100 and the second package structure 200 can be omitted. Thereby the overall thickness of the POP structure 10 and the manufacturing costs may be reduced.
- FIG. 2A to FIG. 2F are schematic cross-sectional views illustrating manufacturing method of a POP structure according to another embodiment of the disclosure.
- the first circuit carrier 110 is provided and the first die 120 is bonded on the first circuit carrier 110 .
- the embodiment of FIG. 2A is similar to the embodiment of FIG. 1A , so the detailed descriptions are omitted herein.
- a spacer 330 is disposed on the first circuit carrier 110 and bonded to the first die 120 .
- the spacer 330 includes a conductive plate 332 serving as a heat-dissipating metal plate.
- the conductive plate 332 of the spacer 330 may be suitable for performing the subsequent wire bonding process.
- a material of the conductive plate 332 may include a thermally and electrically conductive material such as aluminum, copper or alloys thereof.
- a material of the conductive plate 332 depends on the design requirement construing no limitation the disclosure.
- a thermal adhesive layer 340 may be disposed between the first die 120 and the spacer 330 .
- the thermal adhesive layer 340 may include die attach compositions possessing a high thermal conductivity such as silver, silver coated or aluminium nitride particles formed by such as spin coating, inject printing or other suitable methods.
- a material and forming processes of the thermal adhesive layer 340 construe no limitation in the disclosure.
- the thermal adhesive layer 340 may serve as a direct thermal conductivity path from the first die 120 to the spacer 330 and further enhance the heat dissipation efficiency during the heat generated from the first die 120 .
- the thermal adhesive layer 340 may provide a structural support without the need for mechanical clamping between the first die 120 and the spacer 330 .
- the spacer 330 and the first circuit carrier 110 are connected through a plurality of conductive wires 350 .
- a material and forming methods of the conductive wires 350 may be similar to the material and the forming methods of the conductive wires 150 shown in FIG. 1C .
- the detailed descriptions are omitted herein.
- the conductive wires 350 may be connected between the conductive plate 332 of the spacer 330 and the first circuit carrier 110 .
- each of the conductive wires 350 may include a welding segment 352 connected to the first circuit carrier 110 and a sacrificial segment 354 connected between the welding segment 352 and the spacer 330 .
- the conductive wires 350 are connected from the first circuit carrier 110 through the welding segment 352 to the spacer 330 through the sacrificial segment 354 .
- each of the welding segments 352 of the conductive wires 350 may include a welding portion 352 a coupled to the first circuit carrier 110 and a wire portion 352 b connected to the welding portion 352 a .
- the welding portion 352 a of each of the welding segments 352 may be formed through ball bond, wedge bond or other suitable bond depending on the design requirement.
- the forming process of the welding portions 352 a and the wire portions 352 b of the welding segments 352 may be similar to the forming process of the welding portions 152 a and the wire portions 152 b of the first welding segments 152 illustrated in FIG. 1C . The detailed descriptions are omitted herein.
- Each of the sacrificial segments 354 of the conductive wires 350 may include an arc-shape portion 354 a and a tail portion 354 b .
- the forming process of the sacrificial segments 354 may be similar to the forming process of the sacrificial segments 154 and the second welding segments 156 of the conductive wires 150 .
- the detailed descriptions are omitted herein.
- a loop height H 3 of each of the conductive wires 350 may be a distance between the peak of the arc-shape portion 354 a of the sacrificial segment 354 and the bottom end of the welding portion 352 a of the first welding segment 352 coupled to the first circuit carrier 110 . It should be noted that the loop height H 3 depends on the types of the wire bonder and/or the design requirement, which is not limited thereto.
- an angle ⁇ 3 between the welding segment 352 of each of the conductive wires 350 and the first circuit carrier 110 is greater than an angle ⁇ 4 between the sacrificial segment 354 of each of conductive wires 350 and the spacer 330 .
- the angle ⁇ 3 (similar to the angle ⁇ 1 ) and the angle ⁇ 4 (similar to the angle ⁇ 2 ) may depend on the types of the wire bonding and/or the design requirement.
- the encapsulant 160 is formed on the first circuit carrier 110 to encapsulate the first die 120 , the spacer 330 , the adhesive layer 340 and the conductive wires 350 .
- the process of the embodiment illustrated in FIG. 2D is similar to the process of the embodiment of illustrated in FIG. 1D , so the detailed descriptions are omitted herein.
- the thickness T 1 of the encapsulant 160 is reduced until at least a portion of each of the conductive wires 350 are removed to form a first package structure 300 .
- the reducing methods of the embodiment illustrated in FIG. 2E is similar to the reducing methods of the embodiment of illustrated in FIG. 1E , so the detailed descriptions are omitted herein.
- the sacrificial segments 354 of the conductive wires 350 are removed.
- the thickness T 1 of the encapsulant 160 is reduced to a thickness T 3 as shown in FIG. 2E .
- a top surface 332 a of the conductive plate 332 of the spacer 330 is exposed from the encapsulant 160 .
- a top surface of the wire portion 352 b of each of the welding segments 352 of the conductive wires 350 are exposed through the encapsulant 160 .
- the sacrificial segments 354 of the conductive wires 350 are removed while a portion of the welding segments 352 remain in the encapsulant 160 .
- the spacer 330 is not connected to the conductive wires 350 and also no longer electrically connected to the first circuit carrier 110 though the conductive wires 350 . As such, the spacer 330 is no longer electrically connected to the first circuit carrier 110 .
- the top surface of the wire portion 352 b of each of the welding segment 352 , the top surface 332 a of the conductive plate 332 of the spacer 330 and a top surface of the encapsulant 160 are coplanar. Wherein, the top surface of the encapsulant 160 may be the surface farthest from the first circuit carrier 110 .
- a height H 4 of each of the welding segments 352 is equal to the thickness T 3 of the encapsulant 160 .
- the thickness reducing process as shown in FIG. 2E is able to aid the overall thickness reduction in the package structure as a whole, thereby achieving package miniaturization.
- the spacer 330 including the conductive plate 332 may first serve as the conductive bonding pad for forming the conductive wires 350 as shown in FIG. 2D . Subsequently, since the sacrificial segments 354 of the conductive wires 350 are removed after reducing the thickness T 1 of the encapsulant 160 , the spacer 330 is electrically floated. Therefore, the spacer 330 including the conductive plate 332 may be used as the heat-dissipating element in the first package structure 300 .
- the second package structure 200 is stacked on the first package structure 300 to form a POP structure 20 .
- the second package structure 200 is electrically connected to the conductive wires 350 of the first package structure 100 .
- the second die 202 in the central region CR of the second package structure 200 may be disposed corresponding to the first die 120 of the first package structure 300 .
- each of the conductive terminals 204 in the peripheral region PR of the second package structure 200 may be disposed on one of the welding segments 352 of the conductive wires 350 exposed by the encapsulant 160 of the first package structure 300 .
- the second die 202 in the central region CR of the second package structure 200 may be staggered from the first die 120 of the first package structure 300 .
- the conductive terminals 204 may be disposed in both of the central region CR and the peripheral region PR of the second package structure 200 for electrical connection to the first package structure 300 .
- the spacer disposed on the die is conducive to the forming process of the conductive wires. Moreover, since at least a portion of the conductive wires are removed during reducing the thickness of the encapsulant, the rest portion of the conductive wires remaining in the encapsulant may be used as the electrical connecting path between the first package structure and the second package structure. As a result, it is unnecessary to dispose additional interposer between the first package structure and the second package structure for electrical connection. Therefore, not only the overall thickness of the POP structure but the manufacturing cost may be reduced.
- the spacer may be exposed from the encapsulant so the spacer may serve as a heat-dissipating element after reducing the thickness of the encapsulant. As such, it may open the possibility to various POP structure designs.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Wire Bonding (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
- Piezo-Electric Or Mechanical Vibrators, Or Delay Or Filter Circuits (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
Abstract
A manufacturing method of a package-on package structure including at least the following steps is provided. A die is bonded on a first circuit carrier. A spacer is disposed on the die. The spacer and the first circuit carrier are connected through a plurality of conductive wires. An encapsulant is formed to encapsulate the die, the spacer and the conductive wires. A thickness of the encapsulant is reduced until at least a portion of each of the conductive wires is removed to form a first package structure. A second package structure is stacked on the first package structure. The second package structure is electrically connected to the conductive wires.
Description
- This application claims the priority benefit of U.S. provisional application Ser. No. 62/410,851, filed on Oct. 21, 2016. The entirety of the above-mentioned patent application is hereby incorporated by reference herein and made a part of the specification.
- The present invention generally relates to a manufacturing method of a package structure, and more particularly relates to a manufacturing method of a package-on-package (POP) structure.
- In order for electronic product design to achieve being light, slim, short, and small, semiconductor packaging technology has kept progressing, in attempt to develop products that are smaller in volume, lighter in weight, higher in integration, and more competitive in the market. For example, 3D stacking technologies such as POP have been developed to meet the requirements of higher packaging densities. As such, how to achieve a thinner POP structure with lower manufacturing cost has become a challenge to researchers in the field.
- The disclosure provides a manufacturing method of a package-on-package (POP) structure, which reduces the overall thickness and the manufacturing cost thereof.
- The disclosure provides a manufacturing method of a POP structure. The method includes at least the following steps. A die is bonded on a first circuit carrier. A spacer is disposed on the die. The spacer and the first circuit carrier are connected through a plurality of conductive wires. An encapsulant is formed to encapsulate the die, the spacer and the conductive wires. A thickness of the encapsulant is reduced until at least a portion of each of the conductive wires is removed to form a first package structure. A second package structure is stacked on the first package structure. The second package structure is electrically connected to the conductive wires.
- Based on the above, the spacer disposed on the die is conducive to form the conductive wires. In addition, since the thickness of the encapsulant is reduced and also at least a portion of each of the conductive wires is removed to form a first package structure, the rest portion of the conductive wires in the encapsulant may serve as the electrical connecting path between the first package structure and the second package structure. In other word, it is unnecessary to dispose additional interposer between the first package structure and the second package structure for electrical connection. Hence, the overall thickness of the POP structure may be reduced and the lower manufacturing costs may be achieved.
- The accompanying drawings are included to provide a further understanding of the disclosure, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the disclosure and, together with the description, serve to explain the principles of the disclosure.
-
FIG. 1A toFIG. 1F are schematic cross-sectional views illustrating manufacturing method of a POP structure according to an embodiment of the disclosure. -
FIG. 2A toFIG. 2F are schematic cross-sectional views illustrating manufacturing method of a POP structure according to another embodiment of the disclosure. - Reference will now be made in detail to the present preferred embodiments of the disclosure, examples of which are illustrated in the accompanying drawings. Wherever possible, the same reference numbers are used in the drawings and the description to refer to the same or like parts.
-
FIG. 1A toFIG. 1F are schematic cross-sectional views illustrating manufacturing method of a POP structure according to an embodiment of the disclosure. Referring toFIG. 1A , afirst circuit carrier 110 is provided. Thefirst circuit carrier 110 may have a top surface S1 and a bottom surface S2 opposite to the top surface S1. For example, thefirst circuit carrier 110 may include acore layer 112, atop circuit layer 114 disposed on the top surface S1 and thebottom circuit layer 116 disposed on the bottom surface S2 of thefirst circuit carrier 110. Thecore layer 112 is disposed between and electrically connects thetop circuit layer 114 and thebottom circuit layer 116. In some embodiments, thetop circuit layer 114 and thebottom circuit layer 116 may respectively include a plurality ofconductive pads conductive pads 114 a and theconductive pads 116 a may be formed by the same material and the same process such as using copper, solder, gold, nickel, or the like through photolithography and etching processes. In some other embodiments, theconductive pads 114 a and theconductive pads 116 a may be formed by different materials and/or different processes according to the design requirement. - The
core layer 112 may further include embedded circuit layers serving as an intermediate circuit layer electrically connected to thetop circuit layer 114 and thebottom circuit layer 116. Thecore layer 112 may include a base layer and a plurality of conductive vias penetrating through the base layer. The two opposite ends of the conductive vias of thecore layer 112 may electrically connect to theconductive pads 114 a of thetop circuit layer 114 and theconductive pads 116 a of thebottom circuit layer 116. In some embodiments, thefirst package structure 100 may include a plurality ofconductive structures 118 formed on the bottom surface S2 of thefirst package structure 100. For example, a material of theconductive structures 118 may include copper, tin, gold, nickel or other suitable conductive material. Theconductive structures 118 may be, for example, conductive bumps, conductive pillars, or solder balls formed by a ball placement process and a reflow process. It should be noted that other possible forms and shapes of theconductive structures 118 may be utilized for further electrical connection. In some embodiments, theconductive structures 118 may form an array arranged to have fine pitch on the bottom surface S2 of thefirst circuit carrier 110 for requirement in the subsequent processes. - A
first die 120 may be disposed on the top surface S1 of thefirst circuit carrier 110. The first die 120 may be electrically connected to thefirst circuit carrier 110 through flip-chip bonding. In some embodiment, an active surface (not illustrated) of thefirst die 120 is coupled to theconductive pads 114 a of thetop circuit layer 114 of thefirst circuit carrier 110 through a plurality ofconductive bumps 122. Theconductive bumps 122 may be copper bumps. In some embodiments, solders (not illustrated) may be applied onto surfaces of theconductive bumps 122 to couple with theconductive pads 114 a. The first die 120 may be, for example, an ASIC (Application-Specific Integrated Circuit). In some embodiments, the first die 120 may be used to perform logic applications. However, it construes no limitation in the disclosure. Other suitable active devices may also be utilized as thefirst die 120. - Referring to
FIG. 1B , aspacer 130 is disposed on thefirst die 120. In addition, thespacer 130 is bonded to thefirst die 120 through anadhesive layer 140. In some embodiments, theadhesive layer 140 may be a die attach film or forming from the adhesive composition including an epoxy resin. Theadhesive layer 140 may be formed by methods such as spin coating, inject printing or other suitable methods for providing a structural support without the need for mechanical clamping between thefirst die 120 and thespacer 130. - The
spacer 130 may include asecond circuit carrier 132 with conductive pads on the surface opposite to thefirst die 120 for the subsequent bonding process. It should be noted that other suitable forms of thespacer 130 may be utilized and the details will be described later in other embodiments. In some embodiments, thespacer 130 may serve as a dummy chip for performing the subsequent wire bonding process and/or providing a spacer function to prevent damage to thefirst die 120. The size and the thickness of thespacer 130 may construe no limitation to the unit sizes and unit thicknesses of thefirst die 120. In some embodiment, thespacer 130 may be a semiconductor carrier having a similar shape or appearance as that of a chip while not having active devices formed therein. In some other embodiments, thespacer 130 and thefirst die 120 may be mechanically coupled but electrically isolated from each other when the entire manufacturing process is completed. - Referring to
FIG. 1C , thespacer 130 and thefirst circuit carrier 110 are connected through a plurality ofconductive wires 150. For example, theconductive wires 150 may be formed through a wire bonder (not illustrated). The types of the wire bonder may include wedge bond or ball bond or other suitable wire bonder according to the design requirement. Moreover, theconductive wires 150 are connected between thesecond circuit carrier 132 of thespacer 130 and thefirst circuit carrier 110. A material of theconductive wires 150 may be gold, copper or other suitable material, which is not limited thereto. In some embodiments, each of theconductive wires 150 may include afirst welding segment 152, asacrificial segment 154 and asecond welding segment 156. Each of thefirst welding segments 152 of theconductive wires 150 is coupled to thefirst circuit carrier 110 and each of thesecond welding segments 156 of theconductive wires 150 is coupled to thesecond circuit carrier 132 of thespacer 130. Theconductive wires 150 are formed from thefirst circuit carrier 110 to thespacer 130. Moreover, each of thesacrificial segments 154 of theconductive wires 150 is formed between one of thefirst welding segments 152 and one of thesecond welding segments 156. In other word, each of theconductive wires 150 may be formed in the sequence of thefirst welding segment 152, thesacrificial segment 154 and thesecond welding segment 156. - In some embodiments, the wire bonder may include an automated device that welds the
conductive wires 150. For instance, each of theconductive wires 150 is fed through a bonding tool such as a capillary (not illustrated) that applies heat, ultrasonic energy, pressure, or the combination thereof to bond each of theconductive wires 150 between thefirst circuit carrier 110 and thespacer 130. In some embodiments, each of thefirst welding segments 152 of theconductive wires 150 may include awelding portion 152 a bonded to thefirst circuit carrier 110 and awire portion 152 b coupled to thewelding portion 152 a. For example, thewelding portion 152 a of each of thefirst welding segments 152 may be formed through ball bond, wedge bond, or other suitable bond depending on the design requirement. After bonding thewelding portion 152 a to the top surface S1 of thefirst circuit carrier 110, thewire portion 152 b of each of thefirst welding segments 152 coupled to thewelding portion 152 a may be delivered out by the bonding tool of the wire bonder. For instance, the bonding tool of the wire bonder may move upwards from thefirst circuit carrier 110 to form thewire portion 152 b in a vertical manner. - Next, the bonding tool may move in a direction upward away from the
first circuit carrier 110 and towards thespacer 130 to form thesacrificial segment 154. An arcing shape in thesacrificial segment 154 of each of theconductive wires 150 may be formed. In addition, a loop height H1 of each of theconductive wires 150 may be a distance between the peak of the arcing shape of thesacrificial segment 154 and the bottom end of thewelding portion 152 a of thefirst welding segment 152 coupled to thefirst circuit carrier 110. The loop height H1 may depend on the type of the wire bonder and/or the design requirement, which is not limited thereto. Subsequently, the bonding tool of the wire bonder may be positioned at the conductive pads of thesecond circuit carrier 132 of thespacer 130 and a tail bond of each of thesecond welding segment 156 of theconductive wires 150 may be formed to bond thesecond circuit carrier 132. As such, the wire bonding process on, thefirst circuit carrier 110 and thesecond circuit carrier 132 of thespacer 130 is completed. - In some embodiments, an angle θ1 between the
first welding segment 152 of each of theconductive wires 150 and thefirst circuit carrier 110 is greater than or equal to an angle θ2 between thesecond welding segment 156 of each of theconductive wires 150 and thespacer 130. The angle θ1 may depend on the types of the wire bonding and/or the design requirement. For example, a ball bonder welds a conductive ball on theconductive pads 114 a of thefirst circuit carrier 110 to a contact with each of theconductive wire 150 extending away from the conductive ball at right angle. However, for the wedge bonder, in some embodiments, it presses the side of theconductive wires 150 against the contact so the angle θ1 between each of thefirst welding segments 152 of theconductive wires 150 and the top surface S1 of thefirst circuit carrier 110 may be less than 90 degree, but substantially close to 90 degree. In some other embodiments, each of thesecond welding segments 156 of theconductive wires 150 may be perpendicular to thespacer 130. As such, the angle θ2 may be 90 degree or substantially close to 90 degree. - Referring to
FIG. 1D , anencapsulant 160 is formed on the top surface S1 of thefirst circuit carrier 110 to encapsulate thefirst die 120, thespacer 130, theadhesive layer 140, and theconductive wires 150. In some embodiments, a thickness T1 of theencapsulant 160 is greater than the loop height H1 of each of theconductive wires 150. Theencapsulant 160 may include a molding compound formed by a molding process. In some embodiments, theencapsulant 160 may be formed by an insulating material such as epoxy or other suitable resins. However, it construes no limitation in the disclosure. - Referring to
FIG. 1E , the thickness T1 of theencapsulant 160 is reduced until at least a portion of each of theconductive wires 150 are removed to form afirst package structure 100. For instance, the thickness T1 of theencapsulant 160 is reduced to a thickness T2 as shown inFIG. 1E . When the thickness T1 of theencapsulant 160 is reduced, thesacrificial segments 154 of theconductive wires 150 may be removed. In addition, a portion of each of thefirst welding segments 152 of theconductive wires 150 and a portion of each of thesecond welding segments 156 of theconductive wires 150 may be exposed through theencapsulant 160. In other word, since thesacrificial segments 154 of theconductive wires 150 are removed while the portion of thefirst welding segments 152 and the portion of thesecond welding segments 156 remain in theencapsulant 160, theconductive wires 150 is no longer a continuous wires. Under this condition, thespacer 130 is no longer coupled to thefirst circuit carrier 110 though theconductive wires 150. As such, thespacer 130 is no longer electrically connected to thefirst circuit carrier 110. In other word, thespacer 130 serves as a dummy spacer after reducing the thickness T1 of theencapsulant 160. - In some embodiments, the
encapsulant 160 may be removed by a grinding process. Moreover, the grinding process may be mechanical grinding, chemical mechanical polishing (CMP), etching, or other suitable method, which is not limited thereto. Moreover, after reducing the thickness T1 of theencapsulant 160, a top surface of thewire portion 152 b of each of thefirst welding segment 152 and a top surface of each of thesecond welding portion 156 are exposed from theencapsulant 160. In some embodiments, after reducing the thickness T1 of theencapsulant 160, the top surface of thewire portion 152 b of each of thefirst welding segment 152, the top surface of each of thesecond welding portion 156, and a top surface of theencapsulant 160 may be coplanar. Wherein, the top surface of theencapsulant 160 may be the surface farthest from thefirst circuit carrier 110. In other word, after reducing the thickness T1 of theencapsulant 160, a height H2 of each of thefirst welding segments 152 is equal to the thickness T2 of theencapsulant 160. - In one embodiment, after reducing the thickness T1 of the
encapsulant 160, the top surface of thewire portion 152 b may be used for further electrical connection with thefirst circuit carrier 110. The top surface of each of thesecond welding portion 156 may be dummy paths. In some other embodiments, after reducing the thickness T1 of theencapsulant 160, both of the top surface of thewire portion 152 b of each of thefirst welding segment 152 and the top surface of each of thesecond welding portion 156 may serve as the conductive path for further electrical connection according to the design requirement. In addition, it should be noted that the thickness reducing process as shown inFIG. 1E is able to aid the overall thickness reduction in the package structure as a whole, thereby achieving package miniaturization. - Referring to
FIG. 1F , asecond package structure 200 is stacked on thefirst package structure 100 to form a package-on-package (POP)structure 10. For example, thesecond package structure 200 is electrically connected to theconductive wires 150 of thefirst package structure 100. In some embodiments, thesecond package structure 200 may include asecond die 202 such as DRAM or NAND flash memory. In some other embodiments, other active devices may also be utilized in thesecond package structure 200. In some embodiments, thesecond package structure 200 may include a plurality ofconductive terminals 204 as the electrical connection path between thesecond package structure 200 and thefirst package structure 100. Moreover, in some embodiments, thesecond die 202 and theconductive terminals 204 may be electrically connected through circuit layers similar to the connection between thefirst die 120 and theconductive structures 118. - In one embodiment, the
second package structure 200 may include a central region CR and a peripheral region PR surrounding the central region CR. For instance, thesecond die 202 may be located in the central region CR and theconductive terminals 204 may be disposed in the peripheral region PR. Moreover, when thesecond package structure 200 is stacked on thefirst package structure 100, thesecond die 202 in the central region CR of thesecond package structure 200 may be disposed corresponding to thefirst die 120 of thefirst package structure 100. In addition, each of theconductive terminals 204 in the peripheral region PR of thesecond package structure 200 may be disposed on one of thefirst welding segments 152 of theconductive wires 150 exposed by theencapsulant 160 of thefirst package structure 100, respectively. In one embodiment, thesecond die 202 in the central region CR of thesecond package structure 200 may be staggered from thefirst die 120 of thefirst package structure 100. In another embodiment, theconductive terminals 204 may be disposed in both of the central region CR and the peripheral region PR for electrical connection to thefirst package structure 100. In some embodiments, a thermal conductive layer (not illustrated) may be disposed in thermal contact or thermally coupled between thesecond package structure 200 and thefirst package structure 100 for enhancing the heat dissipation efficiency. As such, the stress applied onto thePOP structure 10 during the subsequent reliability tests may be shared by the thermal conductive layer for increasing the reliability of thePOP structure 10. - Since the
first welding segments 152 may serve as the electrical connection path between thefirst package structure 100 and thesecond package structure 200, an additional interposer for electrically connecting between thefirst package structure 100 and thesecond package structure 200 can be omitted. Thereby the overall thickness of thePOP structure 10 and the manufacturing costs may be reduced. -
FIG. 2A toFIG. 2F are schematic cross-sectional views illustrating manufacturing method of a POP structure according to another embodiment of the disclosure. Referring toFIG. 2A , thefirst circuit carrier 110 is provided and thefirst die 120 is bonded on thefirst circuit carrier 110. It should be noted that the embodiment ofFIG. 2A is similar to the embodiment ofFIG. 1A , so the detailed descriptions are omitted herein. - Referring to
FIG. 2B , aspacer 330 is disposed on thefirst circuit carrier 110 and bonded to thefirst die 120. For example, thespacer 330 includes aconductive plate 332 serving as a heat-dissipating metal plate. In addition, theconductive plate 332 of thespacer 330 may be suitable for performing the subsequent wire bonding process. A material of theconductive plate 332 may include a thermally and electrically conductive material such as aluminum, copper or alloys thereof. However, a material of theconductive plate 332 depends on the design requirement construing no limitation the disclosure. - Moreover, a thermal
adhesive layer 340 may be disposed between thefirst die 120 and thespacer 330. In some embodiments, the thermaladhesive layer 340 may include die attach compositions possessing a high thermal conductivity such as silver, silver coated or aluminium nitride particles formed by such as spin coating, inject printing or other suitable methods. However, a material and forming processes of the thermaladhesive layer 340 construe no limitation in the disclosure. The thermaladhesive layer 340 may serve as a direct thermal conductivity path from thefirst die 120 to thespacer 330 and further enhance the heat dissipation efficiency during the heat generated from thefirst die 120. Furthermore, the thermaladhesive layer 340 may provide a structural support without the need for mechanical clamping between thefirst die 120 and thespacer 330. - Referring to
FIG. 2C , thespacer 330 and thefirst circuit carrier 110 are connected through a plurality ofconductive wires 350. It should be noted that a material and forming methods of theconductive wires 350 may be similar to the material and the forming methods of theconductive wires 150 shown inFIG. 1C . The detailed descriptions are omitted herein. In the present embodiment, theconductive wires 350 may be connected between theconductive plate 332 of thespacer 330 and thefirst circuit carrier 110. In addition, each of theconductive wires 350 may include awelding segment 352 connected to thefirst circuit carrier 110 and asacrificial segment 354 connected between thewelding segment 352 and thespacer 330. In other word, theconductive wires 350 are connected from thefirst circuit carrier 110 through thewelding segment 352 to thespacer 330 through thesacrificial segment 354. - In addition, each of the
welding segments 352 of theconductive wires 350 may include awelding portion 352 a coupled to thefirst circuit carrier 110 and a wire portion 352 b connected to thewelding portion 352 a. For example, thewelding portion 352 a of each of thewelding segments 352 may be formed through ball bond, wedge bond or other suitable bond depending on the design requirement. It should be noted that the forming process of thewelding portions 352 a and the wire portions 352 b of thewelding segments 352 may be similar to the forming process of thewelding portions 152 a and thewire portions 152 b of thefirst welding segments 152 illustrated inFIG. 1C . The detailed descriptions are omitted herein. - Each of the
sacrificial segments 354 of theconductive wires 350 may include an arc-shape portion 354 a and atail portion 354 b. The forming process of thesacrificial segments 354 may be similar to the forming process of thesacrificial segments 154 and thesecond welding segments 156 of theconductive wires 150. The detailed descriptions are omitted herein. In addition, a loop height H3 of each of theconductive wires 350 may be a distance between the peak of the arc-shape portion 354 a of thesacrificial segment 354 and the bottom end of thewelding portion 352 a of thefirst welding segment 352 coupled to thefirst circuit carrier 110. It should be noted that the loop height H3 depends on the types of the wire bonder and/or the design requirement, which is not limited thereto. - In some embodiments, an angle θ3 between the
welding segment 352 of each of theconductive wires 350 and thefirst circuit carrier 110 is greater than an angle θ4 between thesacrificial segment 354 of each ofconductive wires 350 and thespacer 330. Similar to the embodiment illustrated inFIG. 1C , in the present embodiment, the angle θ3 (similar to the angle θ1) and the angle θ4 (similar to the angle θ2) may depend on the types of the wire bonding and/or the design requirement. - Referring to
FIG. 2D , theencapsulant 160 is formed on thefirst circuit carrier 110 to encapsulate thefirst die 120, thespacer 330, theadhesive layer 340 and theconductive wires 350. It should be noted that the process of the embodiment illustrated inFIG. 2D is similar to the process of the embodiment of illustrated inFIG. 1D , so the detailed descriptions are omitted herein. Referring toFIG. 2E , the thickness T1 of theencapsulant 160 is reduced until at least a portion of each of theconductive wires 350 are removed to form afirst package structure 300. The reducing methods of the embodiment illustrated inFIG. 2E is similar to the reducing methods of the embodiment of illustrated inFIG. 1E , so the detailed descriptions are omitted herein. - In the present embodiment, the
sacrificial segments 354 of theconductive wires 350 are removed. For instance, the thickness T1 of theencapsulant 160 is reduced to a thickness T3 as shown inFIG. 2E . In addition, after reducing the thickness T1 of theencapsulant 160, atop surface 332 a of theconductive plate 332 of thespacer 330 is exposed from theencapsulant 160. Moreover, a top surface of the wire portion 352 b of each of thewelding segments 352 of theconductive wires 350 are exposed through theencapsulant 160. In other word, thesacrificial segments 354 of theconductive wires 350 are removed while a portion of thewelding segments 352 remain in theencapsulant 160. Under this condition, thespacer 330 is not connected to theconductive wires 350 and also no longer electrically connected to thefirst circuit carrier 110 though theconductive wires 350. As such, thespacer 330 is no longer electrically connected to thefirst circuit carrier 110. In some embodiments, after reducing the thickness T1 of theencapsulant 160, the top surface of the wire portion 352 b of each of thewelding segment 352, thetop surface 332 a of theconductive plate 332 of thespacer 330 and a top surface of theencapsulant 160 are coplanar. Wherein, the top surface of theencapsulant 160 may be the surface farthest from thefirst circuit carrier 110. In other word, after reducing the thickness T1 of theencapsulant 160, a height H4 of each of thewelding segments 352 is equal to the thickness T3 of theencapsulant 160. In addition, it should be noted that the thickness reducing process as shown inFIG. 2E is able to aid the overall thickness reduction in the package structure as a whole, thereby achieving package miniaturization. Moreover, thespacer 330 including theconductive plate 332 may first serve as the conductive bonding pad for forming theconductive wires 350 as shown inFIG. 2D . Subsequently, since thesacrificial segments 354 of theconductive wires 350 are removed after reducing the thickness T1 of theencapsulant 160, thespacer 330 is electrically floated. Therefore, thespacer 330 including theconductive plate 332 may be used as the heat-dissipating element in thefirst package structure 300. - Referring to
FIG. 2F , thesecond package structure 200 is stacked on thefirst package structure 300 to form aPOP structure 20. For example, thesecond package structure 200 is electrically connected to theconductive wires 350 of thefirst package structure 100. In some embodiments, when thesecond package structure 200 is stacked on thefirst package structure 300, thesecond die 202 in the central region CR of thesecond package structure 200 may be disposed corresponding to thefirst die 120 of thefirst package structure 300. In addition, each of theconductive terminals 204 in the peripheral region PR of thesecond package structure 200 may be disposed on one of thewelding segments 352 of theconductive wires 350 exposed by theencapsulant 160 of thefirst package structure 300. In one embodiment, thesecond die 202 in the central region CR of thesecond package structure 200 may be staggered from thefirst die 120 of thefirst package structure 300. In another embodiment, theconductive terminals 204 may be disposed in both of the central region CR and the peripheral region PR of thesecond package structure 200 for electrical connection to thefirst package structure 300. - Based on the above, the spacer disposed on the die is conducive to the forming process of the conductive wires. Moreover, since at least a portion of the conductive wires are removed during reducing the thickness of the encapsulant, the rest portion of the conductive wires remaining in the encapsulant may be used as the electrical connecting path between the first package structure and the second package structure. As a result, it is unnecessary to dispose additional interposer between the first package structure and the second package structure for electrical connection. Therefore, not only the overall thickness of the POP structure but the manufacturing cost may be reduced. In addition, the spacer may be exposed from the encapsulant so the spacer may serve as a heat-dissipating element after reducing the thickness of the encapsulant. As such, it may open the possibility to various POP structure designs.
- It will be apparent to those skilled in the art that various modifications and variations can be made to the structure of the present disclosure without departing from the scope or spirit of the disclosure. In view of the foregoing, it is intended that the present disclosure cover modifications and variations of this disclosure provided they fall within the scope of the following claims and their equivalents.
Claims (20)
1. A manufacturing method of a package-on-package (POP) structure, comprising:
bonding a die on a first circuit carrier;
disposing a spacer on the die;
connecting the spacer and the first circuit carrier through a plurality of conductive wires;
forming an encapsulant to encapsulate the die, the spacer and the conductive wires;
reducing a thickness of the encapsulant until at least a portion of each of the conductive wires are removed to form a first package structure; and
stacking a second package structure on the first package structure, wherein the second package structure is electrically connected to the conductive wires.
2. The manufacturing method of a POP structure according to claim 1 , wherein the die is electrically connected to the first circuit carrier through flip-chip bonding.
3. The manufacturing method of a POP structure according to claim 1 , wherein the spacer is bonded to the die through an adhesive layer.
4. The manufacturing method of a POP structure according to claim 1 , wherein the conductive wires are formed through a wire bonder.
5. The manufacturing method of a POP structure according to claim 1 , wherein the spacer comprises a second circuit carrier, the conductive wires are connected between the second circuit carrier and the first circuit canier before reducing the thickness of the encapsulant.
6. The manufacturing method of a POP structure according to claim 5 , wherein each of the conductive wires comprises a first welding segment connected to the first circuit carrier and a second welding segment connected to the spacer before reducing the thickness of the encapsulant, the conductive wires are connected from the first circuit carrier through the first welding segments to the spacer through the second welding segments.
7. The manufacturing method of a POP structure according to claim 6 , wherein an angle between the first welding segment of each of the conductive wires and the first circuit carrier is greater than an angle between the second welding segment of each of the conductive wires and the spacer before reducing the thickness of the encapsulant.
8. The manufacturing method of a POP structure according to claim 6 , wherein each of the conductive wires further comprises a sacrificial segment connecting between the first welding segment and the second welding segment before reducing the thickness of the encapsulant, when reducing the thickness of the encapsulant, the sacrificial segments of the conductive wires are removed.
9. The manufacturing method of a POP structure according to claim 8 , wherein after reducing the thickness of the encapsulant, a portion of each of the first welding segments of the conductive wires and a portion of each of the second welding segments of the conductive wires are exposed by the encapsulant.
10. The manufacturing method of a POP structure according to claim 8 , wherein after the sacrificial segments of the conductive wires are removed, the spacer is electrically floated.
11. The manufacturing method of a POP structure according to claim 8 , wherein the second package structure comprises a plurality of conductive terminals, each of the conductive terminals of the second package structure is disposed on one of the first welding segments of the conductive wires exposed by the encapsulant respectively.
12. The manufacturing method of a POP structure according to claim 1 , wherein the spacer comprises a conductive plate.
13. The manufacturing method of a POP structure according to claim 12 , wherein the spacer is bonded to the die through a thermal adhesive layer.
14. The manufacturing method of a POP structure according to claim 12 , wherein after reducing the thickness of the encapsulant, a surface of the spacer is exposed from the encapsulant.
15. The manufacturing method of a POP structure according to claim 12 , wherein each of the conductive wires comprises a welding segment connected to the first circuit carrier and a sacrificial segment connected between the welding segment and the spacer before reducing the thickness of the encapsulant, the conductive wires are connected from the first circuit carrier through the welding segment to the spacer through the sacrificial segment.
16. The manufacturing method of a POP structure according to claim 15 , wherein an angle between the welding segment of each of the conductive wires and the first circuit carrier is greater than an angle between the sacrificial segment of each of the conductive wires and the spacer before reducing the thickness of the encapsulant.
17. The manufacturing method of a POP structure according to claim 15 , wherein when reducing the thickness of the encapsulant, the sacrificial segments of the conductive wires are removed.
18. The manufacturing method of a POP structure according to claim 15 , wherein after reducing the thickness of the encapsulant, a portion of each of the welding segments of the conductive wires are exposed by the encapsulant.
19. The manufacturing method of a POP structure according to claim 15 , wherein after the sacrificial segments of the conductive wires are removed, the spacer is electrically floated.
20. The manufacturing method of a POP structure according to claim 15 , wherein the second package structure comprises a plurality of conductive terminals, each of the conductive terminals of the second package structure is disposed on one of the welding segments exposed by the encapsulant respectively.
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/717,953 US20180114782A1 (en) | 2016-10-21 | 2017-09-28 | Manufacturing method of package-on-package structure |
CN201710976350.5A CN107978571A (en) | 2016-10-21 | 2017-10-19 | The manufacture method of stack package structure |
TW106135874A TWI643268B (en) | 2016-10-21 | 2017-10-19 | Manufacturing method of package-on-package structure |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201662410851P | 2016-10-21 | 2016-10-21 | |
US15/717,953 US20180114782A1 (en) | 2016-10-21 | 2017-09-28 | Manufacturing method of package-on-package structure |
Publications (1)
Publication Number | Publication Date |
---|---|
US20180114782A1 true US20180114782A1 (en) | 2018-04-26 |
Family
ID=61969764
Family Applications (5)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/423,597 Abandoned US20180114786A1 (en) | 2016-10-21 | 2017-02-03 | Method of forming package-on-package structure |
US15/717,953 Abandoned US20180114782A1 (en) | 2016-10-21 | 2017-09-28 | Manufacturing method of package-on-package structure |
US15/717,944 Abandoned US20180114781A1 (en) | 2016-10-21 | 2017-09-28 | Package structure and manufacturing method thereof |
US15/782,862 Expired - Fee Related US10170458B2 (en) | 2016-10-21 | 2017-10-13 | Manufacturing method of package-on-package structure |
US15/787,712 Expired - Fee Related US10276553B2 (en) | 2016-10-21 | 2017-10-19 | Chip package structure and manufacturing method thereof |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/423,597 Abandoned US20180114786A1 (en) | 2016-10-21 | 2017-02-03 | Method of forming package-on-package structure |
Family Applications After (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/717,944 Abandoned US20180114781A1 (en) | 2016-10-21 | 2017-09-28 | Package structure and manufacturing method thereof |
US15/782,862 Expired - Fee Related US10170458B2 (en) | 2016-10-21 | 2017-10-13 | Manufacturing method of package-on-package structure |
US15/787,712 Expired - Fee Related US10276553B2 (en) | 2016-10-21 | 2017-10-19 | Chip package structure and manufacturing method thereof |
Country Status (3)
Country | Link |
---|---|
US (5) | US20180114786A1 (en) |
CN (4) | CN107978532A (en) |
TW (5) | TW201828370A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11373922B2 (en) * | 2018-05-30 | 2022-06-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor packages having thermal through vias (TTV) |
Families Citing this family (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102018103505A1 (en) * | 2018-02-16 | 2019-08-22 | Osram Opto Semiconductors Gmbh | Composite semiconductor device and method of making a composite semiconductor device |
TWI674708B (en) * | 2018-08-31 | 2019-10-11 | 唐虞企業股份有限公司 | Fabrication method of chip package structure semi-finished product, chip package structure module and chip package structure |
TWI733056B (en) * | 2018-09-19 | 2021-07-11 | 矽品精密工業股份有限公司 | Electronic package and manufacturing method thereof |
US20210320096A1 (en) * | 2018-10-26 | 2021-10-14 | Phoenix Pioneer Technology Co., Ltd. | Manufacturing method for semiconductor package structure |
TWI680553B (en) * | 2018-10-26 | 2019-12-21 | 英屬開曼群島商鳳凰先驅股份有限公司 | Semiconductor package structure and method of making the same |
CN111106096B (en) * | 2018-10-26 | 2024-01-05 | 恒劲科技股份有限公司 | Semiconductor packaging structure and manufacturing method thereof |
US10629575B1 (en) * | 2018-12-13 | 2020-04-21 | Infineon Techologies Ag | Stacked die semiconductor package with electrical interposer |
US11476200B2 (en) * | 2018-12-20 | 2022-10-18 | Nanya Technology Corporation | Semiconductor package structure having stacked die structure |
TWI733093B (en) * | 2019-03-14 | 2021-07-11 | 力成科技股份有限公司 | Semiconductor package structure and manufacturing method thereof |
TWI700796B (en) * | 2019-05-23 | 2020-08-01 | 矽品精密工業股份有限公司 | Electronic package and manufacturing method thereof |
US11587881B2 (en) * | 2020-03-09 | 2023-02-21 | Advanced Semiconductor Engineering, Inc. | Substrate structure including embedded semiconductor device |
US11335646B2 (en) | 2020-03-10 | 2022-05-17 | Advanced Semiconductor Engineering, Inc. | Substrate structure including embedded semiconductor device and method of manufacturing the same |
US20210320085A1 (en) * | 2020-04-09 | 2021-10-14 | Nanya Technology Corporation | Semiconductor package |
US11600562B2 (en) * | 2020-10-21 | 2023-03-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor packages and method of manufacturing the same |
TWI749860B (en) * | 2020-11-10 | 2021-12-11 | 菱生精密工業股份有限公司 | Chip packaging method |
TWI798647B (en) * | 2021-02-23 | 2023-04-11 | 華泰電子股份有限公司 | Electronic package and method of manufacture thereof |
US11791326B2 (en) | 2021-05-10 | 2023-10-17 | International Business Machines Corporation | Memory and logic chip stack with a translator chip |
US11715731B2 (en) * | 2021-08-29 | 2023-08-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package structure and method of forming the same |
CN113611618A (en) * | 2021-09-28 | 2021-11-05 | 深圳新声半导体有限公司 | Method for chip system-in-package and chip system-in-package structure |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060211174A1 (en) * | 1995-12-19 | 2006-09-21 | Moden Walter L | Flip-chip adaptor package for bare die |
US20070003732A1 (en) * | 2005-06-29 | 2007-01-04 | Micron Technology, Inc. | Phase change memory for archival data storage |
US20090045497A1 (en) * | 2007-08-13 | 2009-02-19 | Elpida Memory, Inc. | Semiconductor device and method of manufacturing the same |
Family Cites Families (51)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001085565A (en) * | 1999-09-17 | 2001-03-30 | Hitachi Ltd | Semiconductor device and manufacture thereof |
US7633765B1 (en) | 2004-03-23 | 2009-12-15 | Amkor Technology, Inc. | Semiconductor package including a top-surface metal layer for implementing circuit features |
US8026611B2 (en) * | 2005-12-01 | 2011-09-27 | Tessera, Inc. | Stacked microelectronic packages having at least two stacked microelectronic elements adjacent one another |
TW200910564A (en) * | 2007-08-17 | 2009-03-01 | United Test Ct Inc | Multi-substrate block type package and its manufacturing method |
JP2009088254A (en) * | 2007-09-28 | 2009-04-23 | Toshiba Corp | Electronic component package, and manufacturing method for electronic component package |
US8188586B2 (en) * | 2007-11-01 | 2012-05-29 | Stats Chippac Ltd. | Mountable integrated circuit package system with mounting interconnects |
TW201023308A (en) | 2008-12-01 | 2010-06-16 | Advanced Semiconductor Eng | Package-on-package device, semiconductor package and method for manufacturing the same |
US7955942B2 (en) * | 2009-05-18 | 2011-06-07 | Stats Chippac, Ltd. | Semiconductor device and method of forming a 3D inductor from prefabricated pillar frame |
KR101624973B1 (en) * | 2009-09-23 | 2016-05-30 | 삼성전자주식회사 | Package on package type semiconductor package and method for fabricating the same |
US8421210B2 (en) * | 2010-05-24 | 2013-04-16 | Stats Chippac Ltd. | Integrated circuit packaging system with dual side connection and method of manufacture thereof |
US8349658B2 (en) * | 2010-05-26 | 2013-01-08 | Stats Chippac, Ltd. | Semiconductor device and method of forming conductive posts and heat sink over semiconductor die using leadframe |
US8105872B2 (en) * | 2010-06-02 | 2012-01-31 | Stats Chippac, Ltd. | Semiconductor device and method of forming prefabricated EMI shielding frame with cavities containing penetrable material over semiconductor die |
KR101855294B1 (en) * | 2010-06-10 | 2018-05-08 | 삼성전자주식회사 | Semiconductor package |
TWI421955B (en) * | 2010-06-30 | 2014-01-01 | 矽品精密工業股份有限公司 | Wafer level package with pressure sensor and fabrication method thereof |
US9159708B2 (en) * | 2010-07-19 | 2015-10-13 | Tessera, Inc. | Stackable molded microelectronic packages with area array unit connectors |
US8581997B2 (en) * | 2010-10-28 | 2013-11-12 | Intellectual Ventures Fund 83 Llc | System for locating nearby picture hotspots |
US8970028B2 (en) * | 2011-12-29 | 2015-03-03 | Invensas Corporation | Embedded heat spreader for package with multiple microelectronic elements and face-down connection |
TWI409885B (en) * | 2011-05-16 | 2013-09-21 | 矽品精密工業股份有限公司 | Package structure having micromechanical element and method of making same |
US8389329B2 (en) * | 2011-05-31 | 2013-03-05 | Stats Chippac Ltd. | Integrated circuit packaging system with package stacking and method of manufacture thereof |
US8754514B2 (en) * | 2011-08-10 | 2014-06-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Multi-chip wafer level package |
US9142502B2 (en) | 2011-08-31 | 2015-09-22 | Zhiwei Gong | Semiconductor device packaging having pre-encapsulation through via formation using drop-in signal conduits |
US8836136B2 (en) * | 2011-10-17 | 2014-09-16 | Invensas Corporation | Package-on-package assembly with wire bond vias |
US8372741B1 (en) * | 2012-02-24 | 2013-02-12 | Invensas Corporation | Method for package-on-package assembly with wire bonds to encapsulation surface |
US9040346B2 (en) * | 2012-05-03 | 2015-05-26 | Infineon Technologies Ag | Semiconductor package and methods of formation thereof |
US9559039B2 (en) * | 2012-09-17 | 2017-01-31 | STATS ChipPAC Pte. Ltd. | Semiconductor device and method of using substrate having base and conductive posts to form vertical interconnect structure in embedded die package |
US9508674B2 (en) * | 2012-11-14 | 2016-11-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Warpage control of semiconductor die package |
KR20140083657A (en) * | 2012-12-26 | 2014-07-04 | 하나 마이크론(주) | Circuit board having embedded interposer, electronic module using the device, and method for manufacturing the same |
US9368438B2 (en) * | 2012-12-28 | 2016-06-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package on package (PoP) bonding structures |
US9378982B2 (en) * | 2013-01-31 | 2016-06-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Die package with openings surrounding end-portions of through package vias (TPVs) and package on package (PoP) using the die package |
US8970023B2 (en) * | 2013-02-04 | 2015-03-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package structure and methods of forming same |
DE202013100760U1 (en) * | 2013-02-20 | 2014-05-22 | Eugster/Frismag Ag | coffee machine |
US8877554B2 (en) | 2013-03-15 | 2014-11-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaged semiconductor devices, methods of packaging semiconductor devices, and PoP devices |
KR20140130921A (en) * | 2013-05-02 | 2014-11-12 | 삼성전자주식회사 | Semiconductor package and method of manufacturing the same |
TWI539572B (en) * | 2013-05-23 | 2016-06-21 | 財團法人工業技術研究院 | Semiconductor device and manufacturing method thereof |
US9368475B2 (en) * | 2013-05-23 | 2016-06-14 | Industrial Technology Research Institute | Semiconductor device and manufacturing method thereof |
EP3087599A4 (en) | 2013-12-23 | 2017-12-13 | Intel Corporation | Package on package architecture and method for making |
US10049977B2 (en) | 2014-08-01 | 2018-08-14 | Qualcomm Incorporated | Semiconductor package on package structure and method of forming the same |
US9666730B2 (en) * | 2014-08-18 | 2017-05-30 | Optiz, Inc. | Wire bond sensor package |
US10177115B2 (en) * | 2014-09-05 | 2019-01-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package structures and methods of forming |
US9679842B2 (en) * | 2014-10-01 | 2017-06-13 | Mediatek Inc. | Semiconductor package assembly |
CN105895610B (en) | 2014-11-18 | 2019-11-22 | 恩智浦美国有限公司 | Semiconductor device and lead frame with vertical connection strap |
US9899248B2 (en) * | 2014-12-03 | 2018-02-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of forming semiconductor packages having through package vias |
KR102265243B1 (en) * | 2015-01-08 | 2021-06-17 | 삼성전자주식회사 | Semiconductor Package and method for manufacturing the same |
US9613931B2 (en) * | 2015-04-30 | 2017-04-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fan-out stacked system in package (SIP) having dummy dies and methods of making the same |
US9595494B2 (en) * | 2015-05-04 | 2017-03-14 | Qualcomm Incorporated | Semiconductor package with high density die to die connection and method of making the same |
US9418926B1 (en) * | 2015-05-18 | 2016-08-16 | Micron Technology, Inc. | Package-on-package semiconductor assemblies and methods of manufacturing the same |
US9613942B2 (en) * | 2015-06-08 | 2017-04-04 | Qualcomm Incorporated | Interposer for a package-on-package structure |
US11018025B2 (en) * | 2015-07-31 | 2021-05-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Redistribution lines having stacking vias |
KR102424402B1 (en) * | 2015-08-13 | 2022-07-25 | 삼성전자주식회사 | Semiconductor packages and methods for fabricating the same |
US10021790B2 (en) * | 2016-02-26 | 2018-07-10 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Module with internal wire fence shielding |
US9859258B2 (en) * | 2016-05-17 | 2018-01-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and method of manufacture |
-
2017
- 2017-02-03 US US15/423,597 patent/US20180114786A1/en not_active Abandoned
- 2017-07-10 TW TW106122989A patent/TW201828370A/en unknown
- 2017-07-20 CN CN201710594258.2A patent/CN107978532A/en active Pending
- 2017-09-28 US US15/717,953 patent/US20180114782A1/en not_active Abandoned
- 2017-09-28 US US15/717,944 patent/US20180114781A1/en not_active Abandoned
- 2017-10-13 US US15/782,862 patent/US10170458B2/en not_active Expired - Fee Related
- 2017-10-18 TW TW106135586A patent/TWI651828B/en active
- 2017-10-19 CN CN201710975893.5A patent/CN107978583B/en active Active
- 2017-10-19 TW TW106135989A patent/TWI665740B/en active
- 2017-10-19 TW TW106135874A patent/TWI643268B/en active
- 2017-10-19 TW TW106135873A patent/TWI644369B/en active
- 2017-10-19 CN CN201710976350.5A patent/CN107978571A/en active Pending
- 2017-10-19 US US15/787,712 patent/US10276553B2/en not_active Expired - Fee Related
- 2017-10-20 CN CN201710984049.9A patent/CN107978566A/en active Pending
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060211174A1 (en) * | 1995-12-19 | 2006-09-21 | Moden Walter L | Flip-chip adaptor package for bare die |
US20070003732A1 (en) * | 2005-06-29 | 2007-01-04 | Micron Technology, Inc. | Phase change memory for archival data storage |
US20090045497A1 (en) * | 2007-08-13 | 2009-02-19 | Elpida Memory, Inc. | Semiconductor device and method of manufacturing the same |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11373922B2 (en) * | 2018-05-30 | 2022-06-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor packages having thermal through vias (TTV) |
Also Published As
Publication number | Publication date |
---|---|
US20180114786A1 (en) | 2018-04-26 |
US10276553B2 (en) | 2019-04-30 |
CN107978583B (en) | 2020-11-17 |
CN107978532A (en) | 2018-05-01 |
TW201828370A (en) | 2018-08-01 |
TWI651828B (en) | 2019-02-21 |
TWI665740B (en) | 2019-07-11 |
TWI643268B (en) | 2018-12-01 |
CN107978566A (en) | 2018-05-01 |
US20180114781A1 (en) | 2018-04-26 |
TWI644369B (en) | 2018-12-11 |
TW201824500A (en) | 2018-07-01 |
TW201828371A (en) | 2018-08-01 |
US10170458B2 (en) | 2019-01-01 |
US20180114704A1 (en) | 2018-04-26 |
CN107978571A (en) | 2018-05-01 |
CN107978583A (en) | 2018-05-01 |
TW201828372A (en) | 2018-08-01 |
TW201830527A (en) | 2018-08-16 |
US20180114783A1 (en) | 2018-04-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20180114782A1 (en) | Manufacturing method of package-on-package structure | |
TWI635588B (en) | Thermal interface material having different thicknesses in packages | |
TWI649849B (en) | Semiconductor package with high wiring density patch | |
US9059010B2 (en) | Semiconductor device and method of forming the same | |
US9831219B2 (en) | Manufacturing method of package structure | |
US9953907B2 (en) | PoP device | |
US10916533B2 (en) | Semiconductor package | |
US20130069218A1 (en) | High density package interconnect with copper heat spreader and method of making the same | |
US10593647B2 (en) | Package structure and manufacturing method thereof | |
JP4758678B2 (en) | Semiconductor device | |
WO2009025974A2 (en) | Microelectronic die packages with leadframes, including leadframe-based interposer for stacked die packages, and associated systems and methods | |
US11437326B2 (en) | Semiconductor package | |
US10121774B2 (en) | Method of manufacturing a semiconductor package | |
US9716079B2 (en) | Multi-chip package having encapsulation body to replace substrate core | |
US20140141566A1 (en) | Multi-chip package with pillar connection | |
CN112447534B (en) | Package and method for manufacturing the same | |
CN112038305A (en) | Multi-chip ultrathin fan-out packaging structure and packaging method thereof | |
US20080179726A1 (en) | Multi-chip semiconductor package and method for fabricating the same | |
US10796931B2 (en) | Manufacturing method of package structure | |
US20240170448A1 (en) | Semiconductor package manufacturing method and a bonding device for manufacturing a semiconductor package | |
US20230105942A1 (en) | Semiconductor package and method of fabricating the same | |
US20220173044A1 (en) | Semiconductor package having dummy pads and method of manufacturing semiconductor package having dummy pads | |
KR101096441B1 (en) | Thin package and multi package using the same | |
JP2010098225A (en) | Semiconductor device | |
CN117855164A (en) | Package structure and method for forming the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: POWERTECH TECHNOLOGY INC., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WANG, CHI-AN;HSU, HUNG-HSIN;LAN, YUAN-FU;AND OTHERS;REEL/FRAME:043748/0874 Effective date: 20170927 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |