US20170192768A1 - Updating system of firmware of complex programmable logic device and updating method thereof - Google Patents
Updating system of firmware of complex programmable logic device and updating method thereof Download PDFInfo
- Publication number
- US20170192768A1 US20170192768A1 US15/158,135 US201615158135A US2017192768A1 US 20170192768 A1 US20170192768 A1 US 20170192768A1 US 201615158135 A US201615158135 A US 201615158135A US 2017192768 A1 US2017192768 A1 US 2017192768A1
- Authority
- US
- United States
- Prior art keywords
- updating
- cpld
- identification code
- electrically connected
- version data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F8/00—Arrangements for software engineering
- G06F8/60—Software deployment
- G06F8/65—Updates
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F8/00—Arrangements for software engineering
- G06F8/70—Software maintenance or management
- G06F8/71—Version control; Configuration management
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F8/00—Arrangements for software engineering
- G06F8/60—Software deployment
- G06F8/65—Updates
- G06F8/654—Updates using techniques specially adapted for alterable solid state memories, e.g. for EEPROM or flash memories
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F8/00—Arrangements for software engineering
- G06F8/60—Software deployment
- G06F8/65—Updates
- G06F8/656—Updates while running
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F8/00—Arrangements for software engineering
- G06F8/60—Software deployment
- G06F8/65—Updates
- G06F8/66—Updates of program code stored in read-only memory [ROM]
Definitions
- the present invention is related to an updating system of a firmware of a complex programmable logic device (CPLD) and the updating method thereof, and more particularly related to the updating system of a firmware of the CPLD, which updates the CPLD through a platform controller hub (PCH), and the updating method thereof.
- CPLD complex programmable logic device
- PCH platform controller hub
- a server is an important apparatus for the construction of network, and thus are widely used in the server room of the industries of internet service provider (ISP).
- ISP internet service provider
- CPLD plays an important role during the operation of the server.
- the CPLD is utilized for controlling power-on and power-off time sequence of the server system and the setting of the registers. Once an error of the time sequence or the setting in the registers exists, the server would be powered off.
- BMC baseboard management controller
- Some specific servers in present have the baseboard management controller (BMC), which is electrically connected to the CPLD and can be used by the user to update the firmware of the CPLD.
- BMC baseboard management controller
- the servers without the BMC it would be difficult for the user to update the firmware of the CPLD and thus the conventional technology has some defects and needs to be improved.
- an updating system of a firmware of a CPLD and the updating method thereof is provided in the present invention, which updates the firmware version data of the CPLD through the broadly used platform controller hub (PCH) to resolve the above mentioned problem.
- PCH platform controller hub
- an updating system of a firmware of a CPLD comprises a CPLD and a processing chip set.
- the CPLD has an original firmware version data.
- the processing chip set comprises a PCH and a processing unit.
- the PCH is electrically connected to the CPLD and includes a storage unit which stores an updating identification code table and at least one first updating firmware data.
- the updating identification code table includes one-to-one correspondence between at least one updating identification code and the at least one first updating firmware data.
- the processing unit is electrically connected to the PCH, and includes an identification code and an updating program.
- the processing unit is utilized to access the updating identification code table from the storage unit, determine whether the identification code matches one of the at least one updating identification code, and when a match is found, capture the first updating firmware version data corresponding to the matched at least one updating identification code and transmit the first updating firmware version data through the PCH to the CPLD to replace the original firmware version data.
- the PCH is electrically connected to the CPLD through a first joint test action group (JTAG) interface
- the processing unit is a central processing unit (CPU).
- the updating system of a firmware of a CPLD further comprises a multiplexer, a second JTAG interface, and a detecting module.
- the multiplexer is electrically connected between the CPLD and the processing chip set.
- the second JTAG interface is utilized for establishing an electric connection to pluggable updating connecting wire.
- the detecting module is electrically connected to the second JTAG interface and the multiplexer, for transmitting a first digital signal to the multiplexer when the updating connecting wire is plugged in and electrically connected to the second JTAG interface to have the second JTAG interface electrically connected to the CPLD through the multiplexer so as to transmit a second updating firmware version data through the updating connecting wire to the CPLD to replace the original firmware version data.
- the detecting module is also utilized for transmitting a second digital signal to the multiplexer when the updating connecting wire is plugged out from the second JTAG interface to have the processing chip set electrically connected to the CPLD through the multiplexer so as to transmit the first updating firmware version data through the PCH to the CPLD to replace the original firmware version data when the updating program is triggered.
- the updating method comprises steps (a) to (d).
- Step (a) is to trigger the updating program to access the updating identification code table.
- Step (b) is to determine whether the identification code matches one of the at least one updating identification code.
- Step (c) is to access the first updating firmware version data corresponding to the at least one updating identification code if the determination of step (b) is yes.
- Step (d) is to transmit the first updating firmware version data to the CPLD through the PCH to replace the original firmware version data.
- the PCH is electrically connected to the CPLD through a first JTAG interface
- the processing unit is a CPU
- the updating system of the firmware of the CPLD further comprises a multiplexer and a second JTAG interface.
- the multiplexer is electrically connected between the CPLD and the processing chip set.
- the second JTAG interface is utilized for establishing an electric connection to pluggable updating connecting wire.
- the updating method further comprises the steps (a0) to (a2). Step (a0) is to determine whether the updating connecting wire is electrically connected to the second JTAG interface.
- Step (a1) is to have the second JTAG interface electrically connected to the CPLD through the multiplexer and transmit a second updating firmware version data through the updating connecting wire to the CPLD to replace the original firmware version data if the determination of the step (a0) is yes.
- Step (a2) is to have the processing chip set electrically connected to the CPLD through the multiplexer and perform the step (a) if the determination of the step (a0) is no.
- FIG. 1 is a block diagram showing the updating system of a firmware of a complex programmable logic device in accordance with first preferred embodiment of the present invention.
- FIG. 2 is a flowing chart showing the updating system in accordance with first preferred embodiment of the present invention
- FIG. 3 is a block diagram showing the updating system of a firmware of a complex programmable logic device in accordance with second preferred embodiment of the present invention.
- FIG. 4 is a flowing chart showing the updating system in accordance with second preferred embodiment of the present invention.
- FIG. 1 is a block diagram showing the updating system of a firmware of a CPLD in accordance with first preferred embodiment of the present invention.
- the updating system of the firmware of the CPLD includes a CPLD 11 and a processing chip set 12 .
- the CPLD 11 is set with an original firmware version data 111 .
- the original firmware version data 111 indicates the updating file including the version number.
- the processing chip set 12 includes a platform controller hub (PCH) 121 and a processing unit 122 .
- the PCH 121 is electrically connected to the CPLD 11 and includes a storage unit 1211 and a first joint test action group (JTAG) interface 1212 .
- the storage unit 1211 such as an existing memory, stores an updating identification code table 12111 and at least one first updating firmware data 12112 .
- the updating identification code table 12111 includes correspondence between at least one updating identification code and the at least one first updating firmware data 12112 .
- the at least one first updating firmware data 12112 is one-to-one corresponding to the at least one updating identification code, such as the updating identification code table 12111 shown in the following table. It should be noted that, in the present preferred embodiment, the first updating firmware version data 12112 indicates the updating file with the version number. That is, rather than merely the version number, the storage unit 1211 may store the updating file corresponding to the version number in the following table.
- the first JTAG interface 1212 is electrically connected to the CPLD 11 such that the PCH 121 is electrically connected to the CPLD 11 through the first JTAG interface 1212 .
- the processing unit 122 is electrically connected to the PCH 121 and includes an identification code 1221 and an updating program 1222 .
- the processing unit 122 can be a central processing unit (CPU) for example, but the present invention is not so restricted.
- the identification code 1221 can be the code of the processing unit 122 itself, such as the code 00000002. In general, the amount of numbers in the identification code are corresponding to the amount of numbers of the updating identification code, but the present invention is not so restricted.
- the updating program 122 can be an existing program.
- the processing unit 122 accesses the updating identification code table 12111 in the storage unit 1211 , and determines whether the identification code 1221 matches one of the at least one updating identification code by using the updating program.
- the determination step can be performed by mapping the identification code to each of the updating identification codes to check if the codes are the same.
- the identification code 1221 in the first preferred embodiment of the present invention is 00000002, which is the same as one of the above mentioned updating identification codes.
- the processing unit 122 may access the first updating firmware version data 12112 corresponding to the matched updating identification code, i.e. the V1.1 version data, in the storage unit 1211 .
- the processing unit 122 may also transmit the first updating firmware version data 12112 through the PCH 121 to the CPLD 11 to replace the original firmware version data 111 so as to complete the updating procedure.
- the processing unit 122 transmits the first updating firmware version data 12112 to the PCH 121 , and the PCH 121 further transmits the first updating firmware version data 12112 through the first JTAG interface 1212 to the CPLD 11 , wherein the first firmware version data 12112 is transmitted as the signal with JTAG format to the CPLD 11 .
- FIG. 2 is a flowing chart showing the updating system in accordance with first preferred embodiment of the present invention.
- the updating method of the present embodiment is applied to the updating system 1 of the firmware of the CPLD shown in FIG. 1 , and is performed by using the updating system 1 .
- the updating method comprises the steps of:
- Step S 101 triggering the updating program 1222 to access the updating identification code table 12111 .
- Step S 102 determining whether the identification code 1221 matches one of the at least one updating identification code.
- Step S 103 accessing the first updating firmware version data 12112 corresponding to the at least one updating identification code.
- Step S 104 transmitting the first updating firmware version data 12112 to the CPLD 11 through the PCH 121 to replace the original firmware version data 111 so as to complete the updating procedure.
- the step S 101 can be performed either manually or automatically.
- the user may select an icon displayed on a monitor during the operation of the updating program 1222 to trigger the updating program 1222 manually, or the updating program 1222 may be triggered automatically when the server is powered on by setting the program code.
- the selection of triggering methods depends on the need in practice, which is not so restricted.
- the step S 101 may be performed by the processing unit 122 , which accesses the updating identification code table 12111 in the storage unit 1211 .
- the determination step S 102 is also performed by the processing unit 122 (to be more precisely, the updating program 1222 ), and the step S 103 is also performed by the processing unit 122 to access the first updating firmware version data 12112 of the matched updating identification code from the storage unit 1211 .
- the step S 104 is also performed by the processing unit 122 to transmit the first updating firmware version data 12112 to the PCH 121 .
- the other portion can be referred to the description of the updating system 1 of the firmware of the CPLD and thus is not repeated here.
- FIG. 3 is a block diagram showing the updating system of a firmware of a CPLD in accordance with second preferred embodiment of the present invention.
- the updating system 1 of the firmware of the CPLD in the present embodiment further comprises a multiplexer (MUX) 13 , a second JTAG interface 14 , and a detecting module 15 .
- the multiplexer 13 is electrically connected between the CPLD 11 and the processing chip set 12 .
- the second JTAG interface 14 is utilized for electrically connecting an updating connecting wire 2 .
- the updating connecting wire 2 can be further used to electrically connect an updating device 3 , which is set with a second updating firmware version data 31 .
- the updating device 3 can be the existing electronic device such as the desktop, the notebook, and etc.
- the detecting module 15 is electrically connected to the second JTAG interface 14 and the multiplexer 13 .
- the detecting module 15 can be the existing processor with processing capability, such as the component integrated in the processing chip set 12 or the processing unit 122 itself.
- the first updating method is to plug the updating connecting wire 2 into the second JTAG interface 14 to have the updating connecting wire 2 electrically connected to the second JTAG interface 14 .
- the detecting module 15 may transmit a first digital signal S 1 to the multiplexer 13 .
- the first digital signal S 1 may be a binary 0.
- the path between the second JTAG interface 14 and the CPLD 11 is conducted to have the second JTAG interface 14 electrically connected to the CPLD 11 through the multiplexer, then, the updating device 3 is selected to update the CPLD 11 by transmitting the second updating firmware version data 31 through the updating connecting wire 2 to the CPLD 11 to replace the original firmware version data 111 so as to complete the updating procedure.
- the second updating method is to perform the updating procedure when the updating connecting wire 2 is plugged out of the second JTAG interface 14 to disconnect the second JTAG interface 14 , or when the updating connecting wire 2 is electrically separated from the second JTAG interface 14 in the beginning.
- the detecting module 15 may transmit a second digital signal S 2 to the multiplexer 13 .
- the second digital signal S 2 may be a binary 1.
- the path between the processing chip set 12 and the CPLD 11 is conducted to have the processing chip set 12 electrically connected to the CPLD 11 through the multiplexer 13 .
- the processing chip set 12 may transmit the first updating firmware version data 12112 through the PCH 121 to the CPLD 11 to replace the original firmware version data 111 so as to complete the updating procedure.
- the updating process of the second updating method after the processing chip set 12 is electrically connected to the CPLD 11 through the PCH 13 is identical to the first preferred embodiment and thus is not repeated hereby.
- FIG. 4 is a flowing chart showing the updating system in accordance with second preferred embodiment of the present invention.
- the updating method of the present embodiment is applied to the updating system 1 of the firmware of the CPLD shown in FIG. 3 , and is performed by using the updating system 1 .
- the updating method comprises the steps of:
- Step S 201 determining whether the updating connecting wire 2 is electrically connected to the second JTAG interface 14 .
- Step S 202 electrically connecting the second JTAG interface 14 to the CPLD 11 through the multiplexer 13 and transmitting a second updating firmware version data 31 through the updating connecting wire 2 to the CPLD 11 to replace the original firmware version data 111 so as to complete the updating procedure.
- Step S 203 electrically connecting the processing chip set 23 to the CPLD 11 through the multiplexer 13 .
- Step S 204 triggering the updating program 1222 so as to access the updating identification code table 12111 .
- Step S 205 determining whether the identification code 1211 matches one of the at least one updating identification code.
- Step S 206 accessing the first updating firmware version data 12112 corresponding to the at least one updating identification code.
- Step S 207 transmitting the first updating firmware version data 12112 through the PCH 121 to the CPLD 11 to replace the original firmware version data 111 so as to complete the updating process.
- the above mentioned step S 201 is performed by the detecting module 15 .
- the above mentioned step S 202 uses the detecting module 15 to transmit the first digital signal S 1 to the multiplexer 13 to have the second JTAG interface 14 electrically connected to the CPLD 11 through the multiplexer 13 , and uses the updating device 3 to transmit the second updating firmware version data 31 through the updating connecting wire 2 to the CPLD 11 to replace the original firmware version data 111 to complete the updating procedure.
- the step S 203 is performed under the condition when the updating connecting wire 2 is not electrically connected to the second JTAG interface 14 , and the detecting module 15 is used to transmit the second digital signal S 2 to the multiplexer 13 to have the processing chip set 12 electrically connected to the CPLD 11 through the multiplexer 13 .
- the steps S 204 to S 207 are identical to the steps S 101 to S 104 of the embodiment shown in FIG. 2 and thus are not repeated hereby.
- the original firmware version data in the CPLD is still able to be updated through the PCH directly such that the operational convenience can be significantly enhanced.
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Security & Cryptography (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Stored Programmes (AREA)
- Programmable Controllers (AREA)
Abstract
Description
- 1. Field of the Invention
- The present invention is related to an updating system of a firmware of a complex programmable logic device (CPLD) and the updating method thereof, and more particularly related to the updating system of a firmware of the CPLD, which updates the CPLD through a platform controller hub (PCH), and the updating method thereof.
- 2. Description of the Prior Art
- Attending with the progress of technology, network has played an indispensable role in our daily lives, and people are used to work with personal computers such as desktops or laptops, or even handle multinational e-business through the network. A server is an important apparatus for the construction of network, and thus are widely used in the server room of the industries of internet service provider (ISP).
- In general, CPLD plays an important role during the operation of the server. The CPLD is utilized for controlling power-on and power-off time sequence of the server system and the setting of the registers. Once an error of the time sequence or the setting in the registers exists, the server would be powered off. In practice, it is usually necessary to update the firmware of the CPLD regularly to meet the needs of various operating businesses. Some specific servers in present have the baseboard management controller (BMC), which is electrically connected to the CPLD and can be used by the user to update the firmware of the CPLD. However, for the servers without the BMC, it would be difficult for the user to update the firmware of the CPLD and thus the conventional technology has some defects and needs to be improved.
- As mentioned, for the server without the BMC, there exists the problem of difficulty to update the firmware. Accordingly, an updating system of a firmware of a CPLD and the updating method thereof is provided in the present invention, which updates the firmware version data of the CPLD through the broadly used platform controller hub (PCH) to resolve the above mentioned problem.
- In accordance with the above mentioned object, an updating system of a firmware of a CPLD is provided in the present invention. The updating system comprises a CPLD and a processing chip set. The CPLD has an original firmware version data. The processing chip set comprises a PCH and a processing unit. The PCH is electrically connected to the CPLD and includes a storage unit which stores an updating identification code table and at least one first updating firmware data. The updating identification code table includes one-to-one correspondence between at least one updating identification code and the at least one first updating firmware data. The processing unit is electrically connected to the PCH, and includes an identification code and an updating program. After the updating program is triggered, the processing unit is utilized to access the updating identification code table from the storage unit, determine whether the identification code matches one of the at least one updating identification code, and when a match is found, capture the first updating firmware version data corresponding to the matched at least one updating identification code and transmit the first updating firmware version data through the PCH to the CPLD to replace the original firmware version data.
- In accordance with an embodiment of the above mentioned updating system of the present invention, the PCH is electrically connected to the CPLD through a first joint test action group (JTAG) interface, and the processing unit is a central processing unit (CPU). In addition, the updating system of a firmware of a CPLD further comprises a multiplexer, a second JTAG interface, and a detecting module. The multiplexer is electrically connected between the CPLD and the processing chip set. The second JTAG interface is utilized for establishing an electric connection to pluggable updating connecting wire. The detecting module is electrically connected to the second JTAG interface and the multiplexer, for transmitting a first digital signal to the multiplexer when the updating connecting wire is plugged in and electrically connected to the second JTAG interface to have the second JTAG interface electrically connected to the CPLD through the multiplexer so as to transmit a second updating firmware version data through the updating connecting wire to the CPLD to replace the original firmware version data. In addition, the detecting module is also utilized for transmitting a second digital signal to the multiplexer when the updating connecting wire is plugged out from the second JTAG interface to have the processing chip set electrically connected to the CPLD through the multiplexer so as to transmit the first updating firmware version data through the PCH to the CPLD to replace the original firmware version data when the updating program is triggered.
- An updating method by using the above mentioned updating system of a firmware of the CPLD is also provided in accordance with the present invention. The updating method comprises steps (a) to (d). Step (a) is to trigger the updating program to access the updating identification code table. Step (b) is to determine whether the identification code matches one of the at least one updating identification code. Step (c) is to access the first updating firmware version data corresponding to the at least one updating identification code if the determination of step (b) is yes. Step (d) is to transmit the first updating firmware version data to the CPLD through the PCH to replace the original firmware version data.
- In accordance with an embodiment of the above mentioned updating method of the present invention, the PCH is electrically connected to the CPLD through a first JTAG interface, the processing unit is a CPU, and the updating system of the firmware of the CPLD further comprises a multiplexer and a second JTAG interface. The multiplexer is electrically connected between the CPLD and the processing chip set. The second JTAG interface is utilized for establishing an electric connection to pluggable updating connecting wire. Before the step (a), the updating method further comprises the steps (a0) to (a2). Step (a0) is to determine whether the updating connecting wire is electrically connected to the second JTAG interface. Step (a1) is to have the second JTAG interface electrically connected to the CPLD through the multiplexer and transmit a second updating firmware version data through the updating connecting wire to the CPLD to replace the original firmware version data if the determination of the step (a0) is yes. Step (a2) is to have the processing chip set electrically connected to the CPLD through the multiplexer and perform the step (a) if the determination of the step (a0) is no.
- By using the updating system of a firmware of the CPLD and the updating method thereof provided in accordance with the present invention, because the original firmware version data in the CPLD can be updated through the PCH, operational convenience can be significantly enhanced.
- The present invention will now be specified with reference to its preferred embodiment illustrated in the drawings, in which:
-
FIG. 1 is a block diagram showing the updating system of a firmware of a complex programmable logic device in accordance with first preferred embodiment of the present invention. -
FIG. 2 is a flowing chart showing the updating system in accordance with first preferred embodiment of the present invention; -
FIG. 3 is a block diagram showing the updating system of a firmware of a complex programmable logic device in accordance with second preferred embodiment of the present invention. -
FIG. 4 is a flowing chart showing the updating system in accordance with second preferred embodiment of the present invention; - There are various embodiments of the updating system of a firmware of a CPLD provided in the present invention, which are not repeated hereby. Two preferred embodiments are mentioned in the following paragraphs as an example.
- Please refer to
FIG. 1 , which is a block diagram showing the updating system of a firmware of a CPLD in accordance with first preferred embodiment of the present invention. As shown, the updating system of the firmware of the CPLD includes aCPLD 11 and aprocessing chip set 12. - The CPLD 11 is set with an original
firmware version data 111. In the present embodiment, the originalfirmware version data 111 indicates the updating file including the version number. Theprocessing chip set 12 includes a platform controller hub (PCH) 121 and aprocessing unit 122. The PCH 121 is electrically connected to theCPLD 11 and includes astorage unit 1211 and a first joint test action group (JTAG)interface 1212. Thestorage unit 1211, such as an existing memory, stores an updating identification code table 12111 and at least one first updatingfirmware data 12112. The updating identification code table 12111 includes correspondence between at least one updating identification code and the at least one first updatingfirmware data 12112. The at least one first updatingfirmware data 12112 is one-to-one corresponding to the at least one updating identification code, such as the updating identification code table 12111 shown in the following table. It should be noted that, in the present preferred embodiment, the first updatingfirmware version data 12112 indicates the updating file with the version number. That is, rather than merely the version number, thestorage unit 1211 may store the updating file corresponding to the version number in the following table. -
First updating firmware Updating identification code version data 00000001 V1.0 00000002 V1.1 00000003 V1.2 00000004 V1.3 - The
first JTAG interface 1212 is electrically connected to theCPLD 11 such that thePCH 121 is electrically connected to theCPLD 11 through thefirst JTAG interface 1212. Theprocessing unit 122 is electrically connected to thePCH 121 and includes anidentification code 1221 and anupdating program 1222. Theprocessing unit 122 can be a central processing unit (CPU) for example, but the present invention is not so restricted. Theidentification code 1221 can be the code of theprocessing unit 122 itself, such as the code 00000002. In general, the amount of numbers in the identification code are corresponding to the amount of numbers of the updating identification code, but the present invention is not so restricted. In addition, the updatingprogram 122 can be an existing program. - After the
updating program 1222 is triggered (either manually or automatically), theprocessing unit 122 accesses the updating identification code table 12111 in thestorage unit 1211, and determines whether theidentification code 1221 matches one of the at least one updating identification code by using the updating program. The determination step can be performed by mapping the identification code to each of the updating identification codes to check if the codes are the same. For example, theidentification code 1221 in the first preferred embodiment of the present invention is 00000002, which is the same as one of the above mentioned updating identification codes. Thus, theprocessing unit 122 may access the first updatingfirmware version data 12112 corresponding to the matched updating identification code, i.e. the V1.1 version data, in thestorage unit 1211. Theprocessing unit 122 may also transmit the first updatingfirmware version data 12112 through thePCH 121 to theCPLD 11 to replace the originalfirmware version data 111 so as to complete the updating procedure. - It is noted that the
processing unit 122 transmits the first updatingfirmware version data 12112 to thePCH 121, and thePCH 121 further transmits the first updatingfirmware version data 12112 through thefirst JTAG interface 1212 to theCPLD 11, wherein the firstfirmware version data 12112 is transmitted as the signal with JTAG format to theCPLD 11. - Please refer to both
FIG. 1 andFIG. 2 , whereinFIG. 2 is a flowing chart showing the updating system in accordance with first preferred embodiment of the present invention. As shown, the updating method of the present embodiment is applied to theupdating system 1 of the firmware of the CPLD shown inFIG. 1 , and is performed by using theupdating system 1. The updating method comprises the steps of: - Step S101: triggering the
updating program 1222 to access the updating identification code table 12111. - Step S102: determining whether the
identification code 1221 matches one of the at least one updating identification code. - Step S103: accessing the first updating
firmware version data 12112 corresponding to the at least one updating identification code. - Step S104: transmitting the first updating
firmware version data 12112 to theCPLD 11 through thePCH 121 to replace the originalfirmware version data 111 so as to complete the updating procedure. - The step S101 can be performed either manually or automatically. For example, the user may select an icon displayed on a monitor during the operation of the
updating program 1222 to trigger theupdating program 1222 manually, or theupdating program 1222 may be triggered automatically when the server is powered on by setting the program code. The selection of triggering methods depends on the need in practice, which is not so restricted. In addition, the step S101 may be performed by theprocessing unit 122, which accesses the updating identification code table 12111 in thestorage unit 1211. - The determination step S102 is also performed by the processing unit 122 (to be more precisely, the updating program 1222), and the step S103 is also performed by the
processing unit 122 to access the first updatingfirmware version data 12112 of the matched updating identification code from thestorage unit 1211. In addition, the step S104 is also performed by theprocessing unit 122 to transmit the first updatingfirmware version data 12112 to thePCH 121. The other portion can be referred to the description of the updatingsystem 1 of the firmware of the CPLD and thus is not repeated here. - Please refer to
FIG. 3 , which is a block diagram showing the updating system of a firmware of a CPLD in accordance with second preferred embodiment of the present invention. As shown, in compared with the first preferred embodiment of the present invention, the updatingsystem 1 of the firmware of the CPLD in the present embodiment further comprises a multiplexer (MUX) 13, asecond JTAG interface 14, and a detectingmodule 15. Themultiplexer 13 is electrically connected between theCPLD 11 and the processing chip set 12. Thesecond JTAG interface 14 is utilized for electrically connecting anupdating connecting wire 2. The updating connectingwire 2 can be further used to electrically connect anupdating device 3, which is set with a second updatingfirmware version data 31. The updatingdevice 3 can be the existing electronic device such as the desktop, the notebook, and etc. In addition, the detectingmodule 15 is electrically connected to thesecond JTAG interface 14 and themultiplexer 13. The detectingmodule 15 can be the existing processor with processing capability, such as the component integrated in the processing chip set 12 or theprocessing unit 122 itself. - Two different methods for updating the original
firmware version data 111 are provided in the second preferred embodiment of the present invention. The first updating method is to plug theupdating connecting wire 2 into thesecond JTAG interface 14 to have the updating connectingwire 2 electrically connected to thesecond JTAG interface 14. As the detectingmodule 15 detects that thesecond JTAG interface 14 is electrically connected to theupdating connecting wire 2, the detectingmodule 14 may transmit a first digital signal S1 to themultiplexer 13. The first digital signal S1 may be a binary 0. After themultiplexer 13 has received the first digital signal S1, the path between thesecond JTAG interface 14 and theCPLD 11 is conducted to have thesecond JTAG interface 14 electrically connected to theCPLD 11 through the multiplexer, then, the updatingdevice 3 is selected to update theCPLD 11 by transmitting the second updatingfirmware version data 31 through the updating connectingwire 2 to theCPLD 11 to replace the originalfirmware version data 111 so as to complete the updating procedure. - The second updating method is to perform the updating procedure when the updating connecting
wire 2 is plugged out of thesecond JTAG interface 14 to disconnect thesecond JTAG interface 14, or when the updating connectingwire 2 is electrically separated from thesecond JTAG interface 14 in the beginning. As the detectingmodule 15 detects that thesecond JTAG interface 14 is not electrically connected to theupdating connecting wire 2, the detectingmodule 15 may transmit a second digital signal S2 to themultiplexer 13. The second digital signal S2 may be a binary 1. After themultiplexer 13 has received the second digital signal S2, the path between the processing chip set 12 and theCPLD 11 is conducted to have the processing chip set 12 electrically connected to theCPLD 11 through themultiplexer 13. Then, as theupdating program 1222 is triggered, the processing chip set 12 may transmit the first updatingfirmware version data 12112 through thePCH 121 to theCPLD 11 to replace the originalfirmware version data 111 so as to complete the updating procedure. - The updating process of the second updating method after the processing chip set 12 is electrically connected to the
CPLD 11 through thePCH 13 is identical to the first preferred embodiment and thus is not repeated hereby. - Please refer to both
FIG. 3 andFIG. 4 , whereinFIG. 4 is a flowing chart showing the updating system in accordance with second preferred embodiment of the present invention. As shown, the updating method of the present embodiment is applied to theupdating system 1 of the firmware of the CPLD shown inFIG. 3 , and is performed by using theupdating system 1. The updating method comprises the steps of: - Step S201: determining whether the updating connecting
wire 2 is electrically connected to thesecond JTAG interface 14. - Step S202: electrically connecting the
second JTAG interface 14 to theCPLD 11 through themultiplexer 13 and transmitting a second updatingfirmware version data 31 through the updating connectingwire 2 to theCPLD 11 to replace the originalfirmware version data 111 so as to complete the updating procedure. - Step S203: electrically connecting the processing chip set 23 to the
CPLD 11 through themultiplexer 13. - Step S204: triggering the
updating program 1222 so as to access the updating identification code table 12111. - Step S205, determining whether the
identification code 1211 matches one of the at least one updating identification code. - Step S206: accessing the first updating
firmware version data 12112 corresponding to the at least one updating identification code. - Step S207: transmitting the first updating
firmware version data 12112 through thePCH 121 to theCPLD 11 to replace the originalfirmware version data 111 so as to complete the updating process. - The above mentioned step S201 is performed by the detecting
module 15. The above mentioned step S202 uses the detectingmodule 15 to transmit the first digital signal S1 to themultiplexer 13 to have thesecond JTAG interface 14 electrically connected to theCPLD 11 through themultiplexer 13, and uses theupdating device 3 to transmit the second updatingfirmware version data 31 through the updating connectingwire 2 to theCPLD 11 to replace the originalfirmware version data 111 to complete the updating procedure. The step S203 is performed under the condition when the updating connectingwire 2 is not electrically connected to thesecond JTAG interface 14, and the detectingmodule 15 is used to transmit the second digital signal S2 to themultiplexer 13 to have the processing chip set 12 electrically connected to theCPLD 11 through themultiplexer 13. The steps S204 to S207 are identical to the steps S101 to S104 of the embodiment shown inFIG. 2 and thus are not repeated hereby. - In conclusion, by using the updating system of a firmware of the CPLD and the updating method thereof provided in accordance with the present invention, for the servers without BMC, the original firmware version data in the CPLD is still able to be updated through the PCH directly such that the operational convenience can be significantly enhanced.
- The detail description of the aforementioned preferred embodiments is for clarifying the feature and the spirit of the present invention. The present invention should not be limited by any of the exemplary embodiments described herein, but should be defined only in accordance with the following claims and their equivalents. Specifically, those skilled in the art should appreciate that they can readily use the disclosed conception and specific embodiments as a basis for designing or modifying other structures for carrying out the same purposes of the present invention without departing from the scope of the invention as defined by the appended claims.
Claims (8)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201610004529.X | 2016-01-05 | ||
CN201610004529 | 2016-01-05 | ||
CN201610004529.XA CN105677344A (en) | 2016-01-05 | 2016-01-05 | Updating system of firmware of complex programmable logic device and updating method of updating system |
Publications (2)
Publication Number | Publication Date |
---|---|
US20170192768A1 true US20170192768A1 (en) | 2017-07-06 |
US9710255B1 US9710255B1 (en) | 2017-07-18 |
Family
ID=56298916
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/158,135 Active US9710255B1 (en) | 2016-01-05 | 2016-05-18 | Updating system of firmware of complex programmable logic device and updating method thereof |
Country Status (2)
Country | Link |
---|---|
US (1) | US9710255B1 (en) |
CN (1) | CN105677344A (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI669581B (en) * | 2018-04-11 | 2019-08-21 | 英業達股份有限公司 | Server system and host board |
US20200097278A1 (en) * | 2018-09-21 | 2020-03-26 | Inventec (Pudong) Technology Corporation | Method for online updating firmware of complex programmable logic device |
CN112306522A (en) * | 2020-09-29 | 2021-02-02 | 北京软慧科技有限公司 | Firmware updating mode identification method and device |
CN113168318A (en) * | 2018-12-20 | 2021-07-23 | Ntt电子股份有限公司 | Module, information processing apparatus including the module, and program data update method for updating program data of the module |
CN113220324A (en) * | 2021-04-23 | 2021-08-06 | 山东英信计算机技术有限公司 | Method, system and medium for remotely updating CPLD |
CN113535213A (en) * | 2021-07-21 | 2021-10-22 | 联想长风科技(北京)有限公司 | Firmware updating method and system for programmable logic device |
CN113542024A (en) * | 2021-07-12 | 2021-10-22 | 南昌华勤电子科技有限公司 | Server and firmware upgrading method |
CN115454465A (en) * | 2022-08-12 | 2022-12-09 | 北京兴汉网际股份有限公司 | Automatic updating method of CPLD firmware |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107885508A (en) * | 2016-09-29 | 2018-04-06 | 中兴通讯股份有限公司 | A kind of Device Programming method and system |
CN108021380A (en) * | 2017-11-29 | 2018-05-11 | 英业达科技有限公司 | Server system |
CN110618828B (en) * | 2019-08-30 | 2022-09-20 | 苏州浪潮智能科技有限公司 | Data updating method and device |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100058274A1 (en) * | 2008-09-04 | 2010-03-04 | Alcatel Lucent | Flexible hardware upgrade mechanism for data communications equipment |
US8225081B2 (en) * | 2009-06-17 | 2012-07-17 | International Business Machines Corporation | Updating programmable logic devices |
CN101853172B (en) | 2010-05-24 | 2014-07-02 | 中兴通讯股份有限公司 | Device and method for dynamically upgrading complex programmable logic device (CPLD) |
TWM446936U (en) * | 2012-05-23 | 2013-02-11 | Ite Tech Inc | A device for update a system firmware or parameter and the computer system thereof |
JP6048249B2 (en) * | 2013-03-19 | 2016-12-21 | 富士通株式会社 | Device updating apparatus and device updating method |
CN103490927A (en) * | 2013-09-10 | 2014-01-01 | 中兴通讯股份有限公司 | Firmware upgrading method, equipment and communication system |
CN104598283A (en) * | 2015-02-06 | 2015-05-06 | 浪潮电子信息产业股份有限公司 | Method for realizing single-architecture multi-structure BMC firmware program |
-
2016
- 2016-01-05 CN CN201610004529.XA patent/CN105677344A/en active Pending
- 2016-05-18 US US15/158,135 patent/US9710255B1/en active Active
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI669581B (en) * | 2018-04-11 | 2019-08-21 | 英業達股份有限公司 | Server system and host board |
US20200097278A1 (en) * | 2018-09-21 | 2020-03-26 | Inventec (Pudong) Technology Corporation | Method for online updating firmware of complex programmable logic device |
US10698678B2 (en) * | 2018-09-21 | 2020-06-30 | Inventec (Pudong) Technology Corporation | Method for online updating firmware of complex programmable logic device |
CN113168318A (en) * | 2018-12-20 | 2021-07-23 | Ntt电子股份有限公司 | Module, information processing apparatus including the module, and program data update method for updating program data of the module |
CN112306522A (en) * | 2020-09-29 | 2021-02-02 | 北京软慧科技有限公司 | Firmware updating mode identification method and device |
CN113220324A (en) * | 2021-04-23 | 2021-08-06 | 山东英信计算机技术有限公司 | Method, system and medium for remotely updating CPLD |
CN113542024A (en) * | 2021-07-12 | 2021-10-22 | 南昌华勤电子科技有限公司 | Server and firmware upgrading method |
CN113535213A (en) * | 2021-07-21 | 2021-10-22 | 联想长风科技(北京)有限公司 | Firmware updating method and system for programmable logic device |
CN115454465A (en) * | 2022-08-12 | 2022-12-09 | 北京兴汉网际股份有限公司 | Automatic updating method of CPLD firmware |
Also Published As
Publication number | Publication date |
---|---|
CN105677344A (en) | 2016-06-15 |
US9710255B1 (en) | 2017-07-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9710255B1 (en) | Updating system of firmware of complex programmable logic device and updating method thereof | |
US6496790B1 (en) | Management of sensors in computer systems | |
CN109558282B (en) | PCIE link detection method, system, electronic equipment and storage medium | |
US11509505B2 (en) | Method and apparatus for operating smart network interface card | |
CN110399267B (en) | PCIE (peripheral component interface express) equipment monitoring method, system and equipment of server and readable storage medium | |
WO2020228323A1 (en) | Method and system for upgrading device firmware | |
CN111767241B (en) | PCIe fault injection test method, device and storage medium | |
US20170286097A1 (en) | Method to prevent operating system digital product key activation failures | |
US9712382B2 (en) | Retrieving console messages after device failure | |
US10762029B2 (en) | Electronic apparatus and detection method using the same | |
CN106557392A (en) | Server failure detection means and method | |
WO2020087956A1 (en) | Method, apparatus, device and system for capturing trace of nvme hard disc | |
CN110881224A (en) | Network long connection method, device, equipment and storage medium | |
US11354214B2 (en) | Judgment method for hardware compatibility | |
US11113166B2 (en) | Monitoring system and method with baseboard management controller | |
CN105786659A (en) | Remote debugging method and server | |
CN107818061B (en) | Data bus and management bus for associated peripheral devices | |
US7356683B2 (en) | System and method for monitoring BIOS messages of remote computers by a local server | |
US20050235049A1 (en) | System and method for monitoring startup processes of remote computers by a local server | |
TWI579768B (en) | Updating system of firmware of complex programmable logic device and updating method thereof | |
US9977757B2 (en) | Prevented inter-integrated circuit address conflict service system and method thereof | |
CN110704219A (en) | Hardware fault reporting method and device and computer storage medium | |
US20190332507A1 (en) | Burn process data retrieval and notification | |
TWI557577B (en) | Preventing address conflict system and method thereof | |
TW201926038A (en) | Server detection method and device thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INVENTEC CORPORATION, TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HAN, YING-XIAN;REEL/FRAME:038645/0222 Effective date: 20160318 Owner name: INVENTEC (PUDONG) TECHNOLOGY CORPORATION, CHINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HAN, YING-XIAN;REEL/FRAME:038645/0222 Effective date: 20160318 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |