US20170141256A1 - Multi-junction optoelectronic device with group iv semiconductor as a bottom junction - Google Patents
Multi-junction optoelectronic device with group iv semiconductor as a bottom junction Download PDFInfo
- Publication number
- US20170141256A1 US20170141256A1 US15/417,105 US201715417105A US2017141256A1 US 20170141256 A1 US20170141256 A1 US 20170141256A1 US 201715417105 A US201715417105 A US 201715417105A US 2017141256 A1 US2017141256 A1 US 2017141256A1
- Authority
- US
- United States
- Prior art keywords
- junction
- semiconductor
- optoelectronic device
- layer
- junction optoelectronic
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 230000005693 optoelectronics Effects 0.000 title claims abstract description 142
- 239000004065 semiconductor Substances 0.000 title claims abstract description 137
- 238000000034 method Methods 0.000 claims abstract description 88
- 239000000758 substrate Substances 0.000 claims abstract description 65
- 239000010410 layer Substances 0.000 claims description 197
- 239000000463 material Substances 0.000 claims description 94
- 229910001218 Gallium arsenide Inorganic materials 0.000 claims description 77
- 230000008569 process Effects 0.000 claims description 45
- 229910000980 Aluminium gallium arsenide Inorganic materials 0.000 claims description 34
- 229910052751 metal Inorganic materials 0.000 claims description 18
- 239000002184 metal Substances 0.000 claims description 18
- 229910045601 alloy Inorganic materials 0.000 claims description 14
- 239000000956 alloy Substances 0.000 claims description 14
- 229910000530 Gallium indium arsenide Inorganic materials 0.000 claims description 13
- 229910052710 silicon Inorganic materials 0.000 claims description 11
- 238000005229 chemical vapour deposition Methods 0.000 claims description 9
- 238000002488 metal-organic chemical vapour deposition Methods 0.000 claims description 8
- -1 InGaP Inorganic materials 0.000 claims description 7
- 229910052732 germanium Inorganic materials 0.000 claims description 7
- 238000002248 hydride vapour-phase epitaxy Methods 0.000 claims description 7
- 238000005240 physical vapour deposition Methods 0.000 claims description 7
- 238000000231 atomic layer deposition Methods 0.000 claims description 6
- 229910052718 tin Inorganic materials 0.000 claims description 6
- 229910002704 AlGaN Inorganic materials 0.000 claims description 5
- 238000001505 atmospheric-pressure chemical vapour deposition Methods 0.000 claims description 5
- 229910052799 carbon Inorganic materials 0.000 claims description 5
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 claims description 5
- 239000004593 Epoxy Substances 0.000 claims description 4
- 239000002253 acid Substances 0.000 claims description 4
- 150000007513 acids Chemical class 0.000 claims description 4
- 239000006117 anti-reflective coating Substances 0.000 claims description 4
- 239000011248 coating agent Substances 0.000 claims description 4
- 238000000576 coating method Methods 0.000 claims description 4
- 238000004050 hot filament vapor deposition Methods 0.000 claims description 4
- 238000004943 liquid phase epitaxy Methods 0.000 claims description 4
- 238000004518 low pressure chemical vapour deposition Methods 0.000 claims description 4
- 239000012790 adhesive layer Substances 0.000 claims description 3
- 238000000407 epitaxy Methods 0.000 claims description 3
- 238000002161 passivation Methods 0.000 claims description 3
- 239000006223 plastic coating Substances 0.000 claims description 3
- 239000000126 substance Substances 0.000 claims description 3
- 238000000927 vapour-phase epitaxy Methods 0.000 claims description 3
- 238000009616 inductively coupled plasma Methods 0.000 claims description 2
- 238000001451 molecular beam epitaxy Methods 0.000 claims description 2
- 238000004519 manufacturing process Methods 0.000 abstract description 6
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 77
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 33
- 229910005540 GaP Inorganic materials 0.000 description 20
- HZXMRANICFIONG-UHFFFAOYSA-N gallium phosphide Chemical compound [Ga]#P HZXMRANICFIONG-UHFFFAOYSA-N 0.000 description 16
- AJGDITRVXRPLBY-UHFFFAOYSA-N aluminum indium Chemical compound [Al].[In] AJGDITRVXRPLBY-UHFFFAOYSA-N 0.000 description 11
- 238000000151 deposition Methods 0.000 description 11
- 238000005137 deposition process Methods 0.000 description 9
- 229910052738 indium Inorganic materials 0.000 description 9
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 9
- 230000008021 deposition Effects 0.000 description 8
- 239000002243 precursor Substances 0.000 description 8
- 239000007789 gas Substances 0.000 description 7
- 239000010409 thin film Substances 0.000 description 7
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 5
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 5
- 238000013459 approach Methods 0.000 description 5
- 239000000203 mixture Substances 0.000 description 5
- 239000010703 silicon Substances 0.000 description 5
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 4
- 239000013078 crystal Substances 0.000 description 4
- 230000003247 decreasing effect Effects 0.000 description 4
- 239000002019 doping agent Substances 0.000 description 4
- 238000005530 etching Methods 0.000 description 4
- 229910001092 metal group alloy Inorganic materials 0.000 description 4
- 150000004767 nitrides Chemical class 0.000 description 4
- 239000006096 absorbing agent Substances 0.000 description 3
- 229910052782 aluminium Inorganic materials 0.000 description 3
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 3
- 229910052785 arsenic Inorganic materials 0.000 description 3
- 230000008859 change Effects 0.000 description 3
- 239000003989 dielectric material Substances 0.000 description 3
- QGZKDVFQNNGYKY-UHFFFAOYSA-N Ammonia Chemical compound N QGZKDVFQNNGYKY-UHFFFAOYSA-N 0.000 description 2
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 description 2
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 2
- XYFCBTPGUUZFHI-UHFFFAOYSA-N Phosphine Chemical compound P XYFCBTPGUUZFHI-UHFFFAOYSA-N 0.000 description 2
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 2
- FTWRSWRBSVXQPI-UHFFFAOYSA-N alumanylidynearsane;gallanylidynearsane Chemical compound [As]#[Al].[As]#[Ga] FTWRSWRBSVXQPI-UHFFFAOYSA-N 0.000 description 2
- 238000000137 annealing Methods 0.000 description 2
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 2
- 230000008878 coupling Effects 0.000 description 2
- 238000010168 coupling process Methods 0.000 description 2
- 238000005859 coupling reaction Methods 0.000 description 2
- PZPGRFITIJYNEJ-UHFFFAOYSA-N disilane Chemical compound [SiH3][SiH3] PZPGRFITIJYNEJ-UHFFFAOYSA-N 0.000 description 2
- 229910052733 gallium Inorganic materials 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 229910052757 nitrogen Inorganic materials 0.000 description 2
- 229910052698 phosphorus Inorganic materials 0.000 description 2
- 239000011574 phosphorus Substances 0.000 description 2
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 2
- 239000011669 selenium Substances 0.000 description 2
- 238000000926 separation method Methods 0.000 description 2
- 238000004544 sputter deposition Methods 0.000 description 2
- HJUGFYREWKUQJT-UHFFFAOYSA-N tetrabromomethane Chemical compound BrC(Br)(Br)Br HJUGFYREWKUQJT-UHFFFAOYSA-N 0.000 description 2
- HTDIUWINAKAPER-UHFFFAOYSA-N trimethylarsine Chemical compound C[As](C)C HTDIUWINAKAPER-UHFFFAOYSA-N 0.000 description 2
- 238000005019 vapor deposition process Methods 0.000 description 2
- DIIIISSCIXVANO-UHFFFAOYSA-N 1,2-Dimethylhydrazine Chemical compound CNNC DIIIISSCIXVANO-UHFFFAOYSA-N 0.000 description 1
- UKUVVAMSXXBMRX-UHFFFAOYSA-N 2,4,5-trithia-1,3-diarsabicyclo[1.1.1]pentane Chemical compound S1[As]2S[As]1S2 UKUVVAMSXXBMRX-UHFFFAOYSA-N 0.000 description 1
- VXEGSRKPIUDPQT-UHFFFAOYSA-N 4-[4-(4-methoxyphenyl)piperazin-1-yl]aniline Chemical compound C1=CC(OC)=CC=C1N1CCN(C=2C=CC(N)=CC=2)CC1 VXEGSRKPIUDPQT-UHFFFAOYSA-N 0.000 description 1
- PNEYBMLMFCGWSK-UHFFFAOYSA-N Alumina Chemical compound [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 1
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 1
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 229910005898 GeSn Inorganic materials 0.000 description 1
- BUGBHKTXTAQXES-UHFFFAOYSA-N Selenium Chemical compound [Se] BUGBHKTXTAQXES-UHFFFAOYSA-N 0.000 description 1
- 229910020328 SiSn Inorganic materials 0.000 description 1
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 1
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- KXNLCSXBJCPWGL-UHFFFAOYSA-N [Ga].[As].[In] Chemical compound [Ga].[As].[In] KXNLCSXBJCPWGL-UHFFFAOYSA-N 0.000 description 1
- 238000005299 abrasion Methods 0.000 description 1
- 238000010521 absorption reaction Methods 0.000 description 1
- 229910021529 ammonia Inorganic materials 0.000 description 1
- 229910052787 antimony Inorganic materials 0.000 description 1
- WATWJIUSRGPENY-UHFFFAOYSA-N antimony atom Chemical compound [Sb] WATWJIUSRGPENY-UHFFFAOYSA-N 0.000 description 1
- 229910000074 antimony hydride Inorganic materials 0.000 description 1
- 238000000149 argon plasma sintering Methods 0.000 description 1
- RBFQJDQYXXHULB-UHFFFAOYSA-N arsane Chemical compound [AsH3] RBFQJDQYXXHULB-UHFFFAOYSA-N 0.000 description 1
- 229940052288 arsenic trisulfide Drugs 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 238000005422 blasting Methods 0.000 description 1
- 239000012707 chemical precursor Substances 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000000313 electron-beam-induced deposition Methods 0.000 description 1
- 238000009713 electroplating Methods 0.000 description 1
- JMMJWXHSCXIWRF-UHFFFAOYSA-N ethyl(dimethyl)indigane Chemical compound CC[In](C)C JMMJWXHSCXIWRF-UHFFFAOYSA-N 0.000 description 1
- KQTKYCXEDDECIZ-UHFFFAOYSA-N ethylarsenic Chemical compound CC[As] KQTKYCXEDDECIZ-UHFFFAOYSA-N 0.000 description 1
- 230000008020 evaporation Effects 0.000 description 1
- 238000001704 evaporation Methods 0.000 description 1
- 229920002313 fluoropolymer Polymers 0.000 description 1
- 239000004811 fluoropolymer Substances 0.000 description 1
- 229910000078 germane Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 229910021480 group 4 element Inorganic materials 0.000 description 1
- 229910021478 group 5 element Inorganic materials 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 238000007641 inkjet printing Methods 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- XCLKKWIIZMHQIV-UHFFFAOYSA-N isobutylgermane Chemical compound CC(C)C[Ge] XCLKKWIIZMHQIV-UHFFFAOYSA-N 0.000 description 1
- 230000031700 light absorption Effects 0.000 description 1
- ORUIBWPALBXDOA-UHFFFAOYSA-L magnesium fluoride Chemical compound [F-].[F-].[Mg+2] ORUIBWPALBXDOA-UHFFFAOYSA-L 0.000 description 1
- 229910001635 magnesium fluoride Inorganic materials 0.000 description 1
- WJFZPDZHLPHPJO-UHFFFAOYSA-N methyl-di(propan-2-yl)indigane Chemical compound CC(C)[In](C)C(C)C WJFZPDZHLPHPJO-UHFFFAOYSA-N 0.000 description 1
- APOOHHZPEUGNQX-UHFFFAOYSA-N n-methyl-n-trichlorogermylmethanamine Chemical compound CN(C)[Ge](Cl)(Cl)Cl APOOHHZPEUGNQX-UHFFFAOYSA-N 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 239000002245 particle Substances 0.000 description 1
- HKOOXMFOFWEVGF-UHFFFAOYSA-N phenylhydrazine Chemical compound NNC1=CC=CC=C1 HKOOXMFOFWEVGF-UHFFFAOYSA-N 0.000 description 1
- 229940067157 phenylhydrazine Drugs 0.000 description 1
- 229910000073 phosphorus hydride Inorganic materials 0.000 description 1
- 229910052697 platinum Inorganic materials 0.000 description 1
- 229920000515 polycarbonate Polymers 0.000 description 1
- 239000004417 polycarbonate Substances 0.000 description 1
- 229920000728 polyester Polymers 0.000 description 1
- 229920000098 polyolefin Polymers 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 238000005488 sandblasting Methods 0.000 description 1
- 229910052594 sapphire Inorganic materials 0.000 description 1
- 239000010980 sapphire Substances 0.000 description 1
- 238000007650 screen-printing Methods 0.000 description 1
- 229910052711 selenium Inorganic materials 0.000 description 1
- 229910000077 silane Inorganic materials 0.000 description 1
- 239000005049 silicon tetrachloride Substances 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- OUULRIDHGPHMNQ-UHFFFAOYSA-N stibane Chemical compound [SbH3] OUULRIDHGPHMNQ-UHFFFAOYSA-N 0.000 description 1
- 229910052714 tellurium Inorganic materials 0.000 description 1
- PORWMNRCUJJQNO-UHFFFAOYSA-N tellurium atom Chemical compound [Te] PORWMNRCUJJQNO-UHFFFAOYSA-N 0.000 description 1
- YBRBMKDOPFTVDT-UHFFFAOYSA-N tert-butylamine Chemical compound CC(C)(C)N YBRBMKDOPFTVDT-UHFFFAOYSA-N 0.000 description 1
- QTQRGDBFHFYIBH-UHFFFAOYSA-N tert-butylarsenic Chemical compound CC(C)(C)[As] QTQRGDBFHFYIBH-UHFFFAOYSA-N 0.000 description 1
- ZGNPLWZYVAFUNZ-UHFFFAOYSA-N tert-butylphosphane Chemical compound CC(C)(C)P ZGNPLWZYVAFUNZ-UHFFFAOYSA-N 0.000 description 1
- RBEXEKTWBGMBDZ-UHFFFAOYSA-N tri(propan-2-yl)stibane Chemical compound CC(C)[Sb](C(C)C)C(C)C RBEXEKTWBGMBDZ-UHFFFAOYSA-N 0.000 description 1
- VOITXYVAKOUIBA-UHFFFAOYSA-N triethylaluminium Chemical compound CC[Al](CC)CC VOITXYVAKOUIBA-UHFFFAOYSA-N 0.000 description 1
- RGGPNXQUMRMPRA-UHFFFAOYSA-N triethylgallium Chemical compound CC[Ga](CC)CC RGGPNXQUMRMPRA-UHFFFAOYSA-N 0.000 description 1
- OTRPZROOJRIMKW-UHFFFAOYSA-N triethylindigane Chemical compound CC[In](CC)CC OTRPZROOJRIMKW-UHFFFAOYSA-N 0.000 description 1
- KKOFCVMVBJXDFP-UHFFFAOYSA-N triethylstibane Chemical compound CC[Sb](CC)CC KKOFCVMVBJXDFP-UHFFFAOYSA-N 0.000 description 1
- JLTRXTDYQLMHGR-UHFFFAOYSA-N trimethylaluminium Chemical compound C[Al](C)C JLTRXTDYQLMHGR-UHFFFAOYSA-N 0.000 description 1
- XCZXGTMEAKBVPV-UHFFFAOYSA-N trimethylgallium Chemical compound C[Ga](C)C XCZXGTMEAKBVPV-UHFFFAOYSA-N 0.000 description 1
- IBEFSUTVZWZJEL-UHFFFAOYSA-N trimethylindium Chemical compound C[In](C)C IBEFSUTVZWZJEL-UHFFFAOYSA-N 0.000 description 1
- PORFVJURJXKREL-UHFFFAOYSA-N trimethylstibine Chemical compound C[Sb](C)C PORFVJURJXKREL-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/04—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
- H01L31/06—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by at least one potential-jump barrier or surface barrier
- H01L31/072—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by at least one potential-jump barrier or surface barrier the potential barriers being only of the PN heterojunction type
- H01L31/0725—Multiple junction or tandem solar cells
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
- H01L31/184—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof the active layers comprising only AIIIBV compounds, e.g. GaAs, InP
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/02—Details
- H01L31/0216—Coatings
- H01L31/02161—Coatings for devices characterised by at least one potential jump barrier or surface barrier
- H01L31/02167—Coatings for devices characterised by at least one potential jump barrier or surface barrier for solar cells
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/02—Details
- H01L31/0236—Special surface textures
- H01L31/02363—Special surface textures of the semiconductor body itself, e.g. textured active layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/0248—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies
- H01L31/0256—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by the material
- H01L31/0264—Inorganic materials
- H01L31/028—Inorganic materials including, apart from doping material or other impurities, only elements of Group IV of the Periodic System
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/04—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
- H01L31/06—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by at least one potential-jump barrier or surface barrier
- H01L31/068—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by at least one potential-jump barrier or surface barrier the potential barriers being only of the PN homojunction type, e.g. bulk silicon PN homojunction solar cells or thin film polycrystalline silicon PN homojunction solar cells
- H01L31/0687—Multiple junction or tandem solar cells
- H01L31/06875—Multiple junction or tandem solar cells inverted grown metamorphic [IMM] multiple junction solar cells, e.g. III-V compounds inverted metamorphic multi-junction cells
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/04—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
- H01L31/06—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by at least one potential-jump barrier or surface barrier
- H01L31/072—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by at least one potential-jump barrier or surface barrier the potential barriers being only of the PN heterojunction type
- H01L31/0735—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by at least one potential-jump barrier or surface barrier the potential barriers being only of the PN heterojunction type comprising only AIIIBV compound semiconductors, e.g. GaAs/AlGaAs or InP/GaInAs solar cells
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
- H01L31/1892—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof methods involving the use of temporary, removable substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/04—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a quantum effect structure or superlattice, e.g. tunnel junction
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/26—Materials of the light emitting region
- H01L33/30—Materials of the light emitting region containing only elements of group III and group V of the periodic system
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E10/00—Energy generation through renewable energy sources
- Y02E10/50—Photovoltaic [PV] energy
- Y02E10/544—Solar cells from Group III-V materials
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E10/00—Energy generation through renewable energy sources
- Y02E10/50—Photovoltaic [PV] energy
- Y02E10/547—Monocrystalline silicon PV cells
Definitions
- the present disclosure generally relates to optoelectronic semiconductor devices, and more particularly to multi-junction optoelectronic devices with Group IV semiconductor as a bottom junction and method of manufacturing the multi-junction optoelectronic devices.
- optoelectronic semiconductor devices also referred simply as optoelectronic devices
- optoelectronic devices that have improved efficiency when compared to the efficiency of conventional optoelectronic devices.
- These improved devices need to be, however, cost effective, easily implemented and/or adaptable to existing environments.
- the present disclosure describes various aspects of technical solutions that address such needs.
- a multi-junction optoelectronic device with Group IV semiconductor as a bottom junction and method of manufacturing the multi-junction optoelectronic device are disclosed.
- the method for fabricating a multi-junction optoelectronic device comprises providing a first p-n structure on a substrate, wherein the first p-n structure comprises a first base layer of a first semiconductor with a first bandgap such that a lattice constant of the first semiconductor matches a lattice constant of the substrate, and wherein the first semiconductor comprises a Group III-V semiconductor.
- the method further comprises providing a second p-n structure on the first p-n structure, wherein the second p-n structure comprises a second base layer of a second semiconductor with a second bandgap, wherein a lattice constant of the second semiconductor matches a lattice constant of the first semiconductor, and wherein the second semiconductor comprises a Group IV semiconductor.
- the method further comprises lifting the multi-junction optoelectronic device off the substrate, wherein the multi-junction optoelectronic device comprises the first p-n structure and the second p-n structure, and wherein the multi-junction optoelectronic device is a flexible device.
- the multi-junction optoelectronic device comprises a first p-n structure, wherein the first p-n structure comprises a first base layer of a first semiconductor with a first bandgap such that a lattice constant of the first semiconductor matches a lattice constant of a substrate, and wherein the first semiconductor comprises a Group III-V semiconductor.
- the multi-junction optoelectronic device further comprises a second p-n structure formed by epitaxial growth on the first p-n structure, wherein the second p-n structure comprises a second base layer of a second semiconductor with a second bandgap, wherein a lattice constant of the second semiconductor matches a lattice constant of the first semiconductor, and wherein the second semiconductor comprises a Group IV semiconductor.
- the multi-junction optoelectronic device is lifted off the substrate and comprises the first p-n structure and the second p-n structure.
- the multi-junction optoelectronic device formed in this manner is a flexible device.
- a multi-junction optoelectronic device comprises a first p-n structure having a first p-n junction and a second p-n junction, wherein the first p-n junction comprises a first single-crystalline Group III-V semiconductor with a first bandgap such that a lattice constant of the first single-crystalline Group III-V semiconductor matches a lattice constant of a substrate.
- the multi-junction optoelectronic device further comprises a second p-n structure formed by epitaxial growth on the first p-n structure, wherein the second p-n structure comprises a third p-n junction having a second single-crystalline Group IV semiconductor with a second bandgap, and wherein a lattice constant of the second single-crystalline Group IV semiconductor matches a lattice constant of the first single-crystalline Group III-V semiconductor.
- the multi-junction optoelectronic device is lifted off the substrate and comprises the first p-n structure and the second p-n structure.
- the multi-junction optoelectronic device formed in this manner is a flexible device.
- the substrate comprises a GaAs wafer and the third p-n junction of the second p-n structure comprises a Group IV semiconductor made up of Si, Ge, Sn, or a combination therefore such that the Group IV semiconductor forms a bottom junction, away from the external light source, of the multi-junction optoelectronic device after the multi-junction optoelectronic device is separated from the substrate.
- the third p-n junction of the second p-n structure comprises a Group IV semiconductor made up of Si, Ge, Sn, or a combination therefore such that the Group IV semiconductor forms a bottom junction, away from the external light source, of the multi-junction optoelectronic device after the multi-junction optoelectronic device is separated from the substrate.
- FIG. 1 is a flow chart illustrating a process of forming a multi-junction optoelectronic device with a p-n structure comprising Group IV semiconductor as a bottom junction using GaAs as a substrate according to various aspects described herein.
- FIG. 2 illustrates an example of a multi-junction optoelectronic device with a p-n structure comprising Group IV semiconductor as a bottom junction using GaAs as a substrate before the device is separated from the substrate, in accordance with various aspects of the disclosure.
- FIG. 3 illustrates another example of a multi-junction optoelectronic device with a p-n structure comprising Group IV semiconductor as a bottom junction using GaAs as a substrate after the device is separated from the substrate, in accordance with various aspects of the disclosure.
- FIG. 4 illustrates an example of an epitaxially-grown triple junction optoelectronic device with SiGe or SiGeSn as a bottom junction using GaAs as a substrate before the device is separated from the substrate, in accordance with various aspects of the disclosure.
- FIG. 5 illustrates another example of an epitaxially-grown triple junction optoelectronic device with SiGe or SiGeSn as a bottom junction and front metal contacts after the device is separated from the substrate, in accordance with various aspects of the disclosure.
- FIG. 6 illustrates another example of a multi-junction optoelectronic device, in accordance with various aspects of the disclosure.
- FIG. 7A illustrates an example of a multi-junction optoelectronic device with a single p-n junction in a first p-n structure, in accordance with various aspects of the disclosure.
- FIG. 7B illustrates an example of a multi-junction optoelectronic device with two p-n junctions in a first p-n structure, in accordance with various aspects of the disclosure.
- FIG. 7C illustrates an example of a multi-junction optoelectronic device with three p-n junctions in a first p-n structure, in accordance with various aspects of the disclosure.
- the present disclosure generally relates to optoelectronic semiconductor devices, also referred simply as optoelectronic devices, and more particularly to multi-junction optoelectronic devices with Group IV semiconductor as a bottom junction.
- optoelectronic semiconductor devices also referred simply as optoelectronic devices
- multi-junction optoelectronic devices with Group IV semiconductor as a bottom junction The following description is presented to enable one of ordinary skill in the art to make and use the features and aspects of this disclosure and is provided in the context of a patent application and its requirements. Various modifications to the examples of embodiments and implementations provided and the generic principles and features described herein will be readily apparent to those skilled in the art. Thus, the present disclosure is not intended to be limited to the examples of embodiments or implementations shown but is to be accorded the widest scope consistent with the principles and features described herein.
- the present disclosure relates to multi-junction optoelectronic devices with Group IV semiconductor as a bottom junction and the fabrication processes for forming such optoelectronic devices. Accordingly, the present disclosure describes various aspects of the fabrication of thin film devices, such as photovoltaic devices, light-emitting diodes (LEDs), or other optoelectronic devices, that can be used as the multi-junction optoelectronic devices described herein.
- thin film devices such as photovoltaic devices, light-emitting diodes (LEDs), or other optoelectronic devices, that can be used as the multi-junction optoelectronic devices described herein.
- an optoelectronic device such as a photovoltaic cell (e.g., solar cell) or a light-emitting diode (LED) is improved by improving the light absorption/conversion efficiency of the cell or the light generation efficiency of the LED.
- High efficiency photovoltaic cells can be fabricated by growing materials with different band-gaps such that the highest band-gap material is on the light-facing side (e.g., front side) and the lowest band gap material is on the opposite side (e.g., back side). This results in the absorption of photons with different energy by different layers, improving the efficiency of the photovoltaic cell since this arrangement results in more photons being absorbed and thus generating a larger current. This can be achieved using different approaches; however, each approach has its own disadvantages.
- a different approach from the ones described above is to grow lattice-matched multi-junction optoelectronic devices using Ge as the bottom junction.
- Ge is widely used as a bottom cell (e.g., to provide a bottom junction) of GaAs-based multi-junction optoelectronic devices.
- using Ge can result in substantial reduction in the conversion efficiency.
- the semiconductor In is sometimes added to GaAs to form InGaAs to improve lattice matching to a Ge substrate.
- this technique of using InGaAs may not work if the substrate is GaAs instead since the lattice constant of InGaAs and that of GaAs differ significantly resulting in lattice mismatch between these two materials.
- Group IV elements also referred to as Group IV semiconductors, comprising a combination of Si, Ge, and/or Sn as a bottom cell of GaAs-based multi-junction optoelectronic devices
- a better match can be achieved between the lattice constant of SiGe and that of the GaAs substrate than Ge substrate.
- the band gap of SiGe is closer to the optimal band gap for efficiency in GaAs-based multi-junction optoelectronic devices. Therefore, SiGe, including lattice-mismatched SiGe, can be used to increase the band gap to improve the efficiency of the multi-junction optoelectronic devices.
- a method for forming a multi-junction optoelectronic device comprising a Group IV semiconductor as a bottom cell (e.g., to provide a bottom junction) according to various aspects of the disclosure are described herein.
- SiGe can be used as the bottom cell of a GaAs-based multi-junction optoelectronic device to achieve better lattice matching to a GaAs substrate as well as higher band-gap for improved efficiency.
- the thin film devices described herein e.g., multi-junction optoelectronic devices such as photovoltaic cells or LEDs
- the thin film devices thus formed can be flexible single crystal devices.
- the thin film devices are subsequently removed or separated from the support substrate or wafer, for example during an epitaxial lift off (ELO) process, a laser lift off (LLO) process, or a spelling process etc.
- ELO epitaxial lift off
- LLO laser lift off
- spelling process etc.
- a layer can be described as being deposited “on or over” one or more other layers. This term indicates that the layer can be deposited directly on top of the other layer(s), or can indicate that one or more additional layers can be deposited between the layer and the other layer(s) in some embodiments or implementations. Also, the other layer(s) can be arranged in any order.
- FIG. 1 is a flow chart illustrating an example of a method 100 for fabricating or forming a multi-junction optoelectronic device.
- the multi-junction optoelectronic device includes a p-n structure comprising a Group IV semiconductor as a bottom junction using GaAs as a substrate according to various aspects described herein.
- the method 100 comprises, at 102 providing a sacrificial layer on a GaAs substrate, at 104 providing a first p-n structure on the sacrificial layer, at 106 optionally providing a tunnel junction, at 108 providing a second p-n structure on the first p-n structure, at 110 providing a support layer on the multi-junction optoelectronic device (or multi-junction semiconductor structure), and at 112 lifting off the multi-junction optoelectronic device and the support layer from the substrate.
- the multi-junction optoelectronic device can be lifted off of the substrate whether a support layer is provided or not.
- a first p-n structure can be provided on a GaAs substrate (or on a sacrificial layer on a GaAs substrate) as indicated at 104 in FIG. 1 .
- a p-n structure can refer to a structure having one or more semiconductor layers and where one or more p-n junctions are formed with the one or more semiconductor layers.
- the sacrificial layer can be disposed on the substrate (e.g., at 102 in FIG. 1 ) prior to deposition of the p-n structure, for example, to enable liftoff or separation of the p-n structure by using an epitaxial liftoff (ELO) process or other similar process.
- the sacrificial layer can comprise AlAs, AlGaAs, AlGaInP, or AlInP, or other layers with high Al content, or combinations thereof and is utilized to form a lattice structure for the layers contained within the cell, and then etched and removed during the ELO process.
- alternative liftoff processes such as laser lift off (LLO), ion implantation and liftoff, liftoff by etching of a buried oxide layer or a buried porous layer, or spelling can be used.
- the first p-n structure can be grown on a substrate (e.g., on the sacrificial layer on the substrate), for example, a GaAs wafer can be used, with epitaxially grown layers as thin films made of Group III-V materials (e.g., Group III-V semiconductors).
- the first p-n structure can be formed by epitaxial growth using various techniques, for example, metalorganic chemical vapor deposition (MOCVD), molecular beam epitaxy (MBE), metalorganic vapor phase epitaxy (MOVPE or OMVPE), liquid phase epitaxy (LPE), hydride vapor phase epitaxy (HYPE), close-spaced vapor transport (CSVT) epitaxy, etc.
- MOCVD metalorganic chemical vapor deposition
- MBE molecular beam epitaxy
- MOVPE or OMVPE metalorganic vapor phase epitaxy
- LPE liquid phase epitaxy
- HYPE hydride vapor phase epitaxy
- CSVT close-s
- the epitaxially grown layers of Group III-V materials can be formed using a high growth rate deposition process (e.g., a high growth rate vapor deposition process).
- the high growth rate deposition process is such that grown materials are of sufficient quality for use in the types of optoelectronic devices described herein.
- the high growth rate deposition process allows for growth rates of greater than 5 ⁇ m/hr, such as about 10 ⁇ m/hr or greater, or as high as about 100 ⁇ m/hr or greater.
- the growth rates can be about 10 ⁇ m/hr, about 20 ⁇ m/hr, about 30 ⁇ m/hr, about 40 ⁇ m/hr, about 50 ⁇ m/hr, about 60 ⁇ m/hr, about 70 ⁇ m/hr, about 80 ⁇ m/hr, about 90 ⁇ m/hr, or about 100 ⁇ m/hr, some specific rate between any two of these values (e.g., about 25 ⁇ m/hr—between 20 ⁇ m/hr and 30 ⁇ m/hr), or some range between any two of these values (e.g., range from about 20 ⁇ m/hr to about 30 ⁇ m/hr).
- the high growth rate deposition process allows for growth rates of greater than 100 ⁇ m/hr, including growth rates of about 120 ⁇ m/hr.
- the term “about” as used in this disclosure can indicate a variation of 1%, 2%, 3%, 4%, 5%, or 10%, for example, from a nominal value.
- the high growth rate deposition process includes heating a wafer to a deposition temperature of about 550° C. or greater (e.g., the deposition temperature can be as high as 750° C.
- a deposition gas containing a chemical precursor such as a Group III-containing precursor gas and a Group V-containing precursor gas, and depositing a layer containing a Group III-V material on the wafer.
- the Group III-containing precursor gas can contain a Group III element, such as indium, gallium, or aluminum.
- the Group III-containing precursor gas can be one of trimethyl aluminum, triethyl aluminum, trimethyl gallium, triethyl gallium, trimethyl indium, triethyl indium, di-isopropylmethylindium, or ethyldimethylindium.
- the Group V-containing precursor gas can contain a Group V element, such as nitrogen, phosphorus, arsenic, or antimony.
- the Group V-containing precursor gas can be one of phenyl hydrazine, dimethylhydrazine, tertiarybutylamine, ammonia, phosphine, tertiarybutyl phosphine, bisphosphinoethane, arsine, tertiarybutyl arsine, monoethyl arsine, trimethyl arsine, trimethyl antimony, triethyl antimony, or tri-isopropyl antimony, stibine.
- the deposition processes for depositing or forming Group III-V materials can be conducted in various types of deposition chambers.
- one continuous feed deposition chamber that can be utilized for growing, depositing, or otherwise forming Group III-V materials, is described in the commonly assigned U.S. patent application Ser. Nos. 12/475,131 and 12/475,169 (issued as U.S. Pat. No. 8,602,707), both filed on May 29, 2009, which are herein incorporated by reference in their entireties.
- the first p-n structure comprises multiple p-n junctions, for example, a first p-n junction, a second p-n junction up to an nth p-n junction. That is, the first p-n structure can include one, two, or more p-n junctions. In one example, the first p-n structure includes only one p-n junction.
- Each of the first through n ⁇ 1th p-n junction can contain various arsenide, phosphide, and nitride layers, such as AlGaAs, InGaAs, AlInGaAsP, AlInP, InGaP, AlInGaP, GaP, GaN, InGaN, AlGaN, AlInGaN, alloys thereof, derivatives thereof, or combinations thereof.
- the nitride and phosphide layers can include one or more of InGaP, AlInGaP, GaN, InGaN, AlGaN, AlInGaN, GaP, alloys of any of these, or derivatives of any of these.
- the nth p-n junction can contain various arsenide, phosphide, and nitride layers, such as GaAs, AlGaAs, InGaAs, AlInGaAs, InGaAsP, AlInGaAsP, GaN, InGaN, alloys thereof, derivatives thereof and combinations thereof.
- each of these p-n junctions comprises a Group III-V semiconductor and includes at least one of gallium, aluminum, indium, phosphorus, nitrogen, or arsenic.
- the first p-n junction of the first p-n structure comprises indium gallium phosphide material or derivatives thereof.
- the indium gallium phosphide material can contain various indium gallium phosphide layers, such as an indium gallium phosphide, aluminum indium gallium phosphide, etc.
- the first p-n structure comprises a p-type aluminum indium gallium phosphide layer or stack disposed above an n-type indium gallium phosphide layer or stack, where the combination of these two stacks can form the first p-n junction.
- a stack can refer to a set of one or more layers such that an n-type stack includes a set of one or more layers of which at least one of the layers in the set is an n-type layer or includes an n-type material, while a p-type stack includes a set of one or more layers of which at least one of the layers in the set is an p-type layer or includes an p-type material.
- the p-type aluminum indium gallium phosphide stack has a thickness within a range from about 100 nm to about 3,000 nm and the n-type indium gallium phosphide stack has a thickness within a range from about 100 nm to about 3,000 nm. In one example, the n-type indium gallium phosphide stack has a thickness within a range from about 400 nm to about 1,500 nm.
- the first p-n junction of the first p-n structure comprises aluminum indium gallium phosphide material or derivatives thereof.
- the aluminum indium gallium phosphide material can contain various aluminum indium gallium phosphide layers, such as an aluminum indium phosphide, aluminum indium gallium phosphide, etc.
- the p-n structure comprises a p-type aluminum indium phosphide layer or stack disposed above an n-type aluminum indium gallium phosphide layer or stack, where the combination of these two stacks can form the first p-n junction.
- the first p-n junction, the second p-n junction, or the nth p-n junction of the first p-n structure comprises gallium arsenide material, and derivatives thereof, for example, GaAs, AlGaAs, InGaAs, AlInGaAs, InGaAsP, AlInGaAsP, alloys thereof, derivatives thereof and combinations thereof.
- the gallium arsenide material can contain various gallium arsenide layers, such as gallium arsenide, aluminum gallium arsenide, indium gallium arsenide, aluminum indium gallium arsenide etc.
- the nth p-n junction comprises a p-type aluminum gallium arsenide layer or stack disposed above an n-type gallium arsenide layer or stack.
- the first p-n junction, the second p-n junction, or the nth p-n junction of the first p-n structure comprises gallium phosphide material, and derivatives thereof, for example, GaP, InGaP, AlInP, AlGaP, AlInGaP, InGaAsP, AlInGaAsP, alloys thereof, derivatives thereof, and combinations thereof.
- an interface or intermediate layer can be formed between an emitter layer and a base layer (e.g., between emitter and base layers in a p-n junction or a p-n structure).
- the intermediate layer can comprise any suitable Group III-V compound semiconductor, such as GaAs, AlGaAs, InGaP, AlInGaP, InGaAsP, AlInGaAsP, AlInP, or a combination thereof.
- the intermediate layer can be n-doped, p-doped, or not intentionally doped.
- the thickness of the interface layer can be in the range of about 5 nm to about 200 nm, for example.
- the intermediate layer is located between a p-doped layer and an n-doped layer, and can be comprised of the same material as either the n-doped layer or the p-doped layer, or can be comprised of a different material from either the n-doped layer or the p-doped layer, and/or can a layer of a graded composition.
- the intermediate layer thus formed can provide a location offset for one or more heterojunctions from a corresponding p-n junction. Such an offset can allow for reduced dark current within the device, improving its performance.
- the second p-n structure can be grown on the first p-n structure (as shown in 106 in FIG. 1 ).
- the second p-n structure can include epitaxially grown layers as thin films made of Group IV materials (e.g., Group IV semiconductors).
- the second p-n structure can be formed by epitaxial growth using different techniques, for example, plasma enhanced chemical vapor deposition (PECVD), physical vapor deposition (PVD), or atmospheric pressure chemical vapor deposition (APCVD).
- PECVD plasma enhanced chemical vapor deposition
- PVD physical vapor deposition
- APCVD atmospheric pressure chemical vapor deposition
- the second p-n structure is substantially a single crystal (e.g., the second p-n structure can include a single-crystalline semiconductor material).
- the first p-n structure after growth is transferred to another chamber along with the growth substrate to grow the second p-n structure on top of the first p-n structure using another growth process such as PECVD, PVD, or APCVD.
- the high growth rate deposition process allows for growth rates of greater than 5 ⁇ m/hr, such as about 10 ⁇ m/hr or greater, or as high as about 100 ⁇ m/hr or greater.
- the growth rates can be about 10 ⁇ m/hr, about 20 ⁇ m/hr, about 30 ⁇ m/hr, about 40 ⁇ m/hr, about 50 ⁇ m/hr, about 60 ⁇ m/hr, about 70 ⁇ m/hr, about 80 ⁇ m/hr, about 90 ⁇ m/hr, or about 100 ⁇ m/hr, some specific rate between any two of these values (e.g., about 25 ⁇ m/hr between 20 ⁇ m/hr and 30 ⁇ m/hr), or some range between any two of these values (e.g., range from about 20 ⁇ m/hr to about 30 ⁇ m/hr).).
- the high growth rate deposition process allows for growth rates of greater than 100 ⁇ m/hr, including growth rates of about 120 ⁇ m/hr.
- the method 100 can include providing a first junction (e.g., p-n junction) of the first p-n structure, (e.g., InGaP) on a substrate (e.g., GaAs) via step 102 .
- a first junction e.g., p-n junction
- the first p-n structure e.g., InGaP
- a substrate e.g., GaAs
- Additional p-n junctions can be grown on the first p-n junction, for example, GaAs.
- the first p-n junction can contain various arsenide, nitride, and phosphide layers, such as GaAs, AlGaAs, InGaP, AlInGaP, GaN, InGaN, AlGaN, AlInGaN, GaP, alloys thereof, derivatives thereof and combinations thereof, and the additional p-n junctions can comprise any of GaAs, AlGaAs, InGaP, AlInGaP, InGaAs, AlInGaAs, InGaAsP, AlInGaAsP, alloys thereof, derivatives thereof and combinations thereof.
- the first p-n structure thus formed is transferred to another growth chamber and a second p-n structure, for example, SiGe is then formed on the first p-n structure at 108 .
- a second p-n structure for example, SiGe is then formed on the first p-n structure at 108 .
- the lattice constant of the substrate matches the lattice constant of the first p-n structure and the lattice constant of the second p-n structure matches the lattice constant of the first p-n structure.
- the lattice constant of the substrate matches the lattice constant of the first p-n structure and the lattice constant of the second p-n structure matches the lattice constant of the first p-n structure.
- a semiconductor material of the substrate can have a lattice constant that matches (or substantially matches) that of a first semiconductor material of the first p-n structure, and the lattice constant of the first semiconductor material matches (or substantially matches) that of a second p-n structure.
- Matching or substantially matching of lattice constants refers to allowing two different and adjacent semiconductor materials a region of band gap change to be formed without introducing a change in crystal structure.
- the method 100 further comprises optionally providing a tunnel junction at 106 between the multiple p-n junctions within the first p-n structure and/or the second p-n structure, or between the first p-n structure and the second p-n structure, forming a multi-junction semiconductor structure for a multi-junction optoelectronic device.
- the tunnel junction provides electrical coupling between the multiple p-n junctions within the first p-n structure and/or the second p-n structure, or between the first p-n structure and the second p-n structure and/or the rest of the device.
- the other p-n junctions within the first p-n structure and the second p-n structure are voltage generating p-n junctions of the multi-junction semiconductor structure.
- the tunnel junctions can be grown based on Group III-V materials by using the same or similar equipment and techniques as described herein to grow the first p-n structure, or the tunnel junction can be grown based on Group IV materials by using the same or similar equipment and techniques as described herein to grow the second p-n structure.
- the tunnel junction can be based on Group III_V materials and Group IV materials, possibly grown using more than one technique.
- the second p-n structure comprises a Group IV semiconductor such as but not limited to Si, Ge, Sn, C, or mixtures of two or more of these materials, wherein a p-type silicon germanium layer or stack is disposed above an n-type silicon germanium layer or stack.
- the p-type silicon germanium stack has a thickness within a range from about 100 nm to about 3,000 nm and the n-type silicon germanium stack has a thickness within a range from about 100 nm to about 3,000 nm.
- the n-type silicon germanium stack has a thickness within a range from about 700 nm to about 2,500 nm.
- the second p-n structure comprises multiple p-n junctions.
- Each p-n junction can contain various Group IV semiconductor layers, which can be grown using different source materials including, but not limited to, isobutylgermane, alkylgermanium trichlorides, dimethylaminogermanium trichloride, germane, silane, disilane, silicon tetrachloride, carbontetrabromide, carbontribromidechloride, etc.
- each p-n junction comprises a Group IV semiconductor materials and includes at least one of silicon, germanium, tin, and carbon, and mixtures of two or more of these materials.
- the junction formed between the two layers can be a heterojunction that is, the N-layer and P-layer that form the junction could be made of different materials, or a homojunction, that is, both the N-layer and P-layer that form the junction could be made of the same material, for example, both layers being GaAs or both layers InGaP.
- the p-n structure could have either doping polarity, with the n-type material at the top of the structure or junction and the p-type material at the bottom of the structure or junction, or alternatively, the p-type material at the top of the structure or junction and n-type material at the bottom of the structure or junction.
- one or more of the first p-n structure or the second p-n structure can comprise a textured surface.
- This textured surface can improve the scattering of light at that surface, as well as improve adhesion to both metal and dielectric layers.
- the texturing of the surface can be achieved during the growth of the materials that comprise the p-n structure. This can be achieved at least in part by using a lattice mismatch between at least two materials in the p-n structure, for example in a Stranski-Krastanov process or a Volmer-Weber process, to produce texturing at the interface between the materials.
- a layer in or on the p-n structure can act as an etch mask and texturing can be provided by an etching process.
- texturing can be provided by physical abrasion such as sandpaper or sandblasting or particle blasting or similar processes.
- texturing can be provided by an inhomogeneous etching process that produces microscopically non-uniform features on a surface.
- texturing can be accomplished using techniques similar to those used in silicon texturing, including, for example, “random pyramid” or “inverted pyramid” etching using, for example, KOH.
- the back side and/or the front side (e.g., the side closest to where light is received by a photovoltaic cell or emitted by an LED) of the p-n structure can be textured to improve light scattering into and/or out of the device.
- texturing can be more likely applied to the back side (e.g., back-side texturing), in which case that Group IV semiconductor materials are to be textured using one or more of the texturing techniques described above.
- a support layer can then be deposited on the multi-junction semiconductor structure thus formed at 110 in FIG. 1 .
- the support layer can comprise one or more of a dielectric layer, a semiconductor contact layer (or simply contact layer), a passivation layer, a transparent conductive oxide layer, an anti-reflective coating, a metal coating, an adhesive layer, an epoxy layer, or a plastic coating.
- the support layer is composed of one or more materials that have a chemical resistance to acids, for example, to acids that are used as part of an ELO or similar process.
- the dielectric layer comprises dielectric materials that are organic or inorganic.
- the organic dielectric materials comprise any of polyolefin, polycarbonate, polyester, epoxy, fluoropolymer, derivatives thereof and combinations thereof and the inorganic dielectric materials comprise any of arsenic trisulfide, arsenic selenide, ⁇ -alumina (sapphire), magnesium fluoride, derivatives thereof and combinations thereof.
- the contact layer can contain Group III-V materials, such as gallium arsenide (GaAs), depending on the desired composition of the final photovoltaic unit.
- GaAs gallium arsenide
- the contact layer can be heavily n-doped.
- the doping concentration can be within a range greater than about 5 ⁇ 10 18 cm ⁇ 3 , for example, from greater than about 5 ⁇ 10 18 cm ⁇ 3 to about 1 ⁇ 10 19 cm ⁇ 3 .
- the high doping of the contact layer allows an ohmic contact to be formed with a later-deposited metal layer without any annealing step performed to form such an ohmic contact, as described below.
- the contact layer can be gallium arsenide (GaAs) doped with silicon (Si).
- GaAs gallium arsenide
- Si silicon
- a silicon dopant as an n-dopant
- a precursor disilane can be introduced in a fast growth rate process to deposit the silicon dopant.
- selenium (Se) or tellurium (Te) can be used as a dopant in the formation of the layers of structure.
- the contact layer can be formed at a thickness of about 10 nm or greater, such as about 50 nm. In some embodiments or implementations, the contact layer can be formed prior to an ELO process that separates the structure from the growth wafer. In some alternative embodiments or implementations, the contact layer can be formed at a later stage subsequent to such an ELO process. In the various examples of embodiments or implementations described herein, the contact layers used can include one or more of an n-metal alloy contact, a p-metal contact, an n-metal contact, a p-metal alloy contact, or other suitable contacts as described in U.S. patent application Ser. No.
- the multi-junction semiconductor structure or multi-junction optoelectronic device and the support layer can then lifted off (e.g., separated, removed) the substrate as shown at 112 in FIG. 1 .
- Embodiments or implementations of such multi-junction optoelectronic devices can also provide back reflectors, also known as reflective back contacts, which are metallic reflectors or metal-dielectric reflectors. These reflective back contacts can be deposited either before after the device is lifted off and can comprise one or more of silver, aluminum, gold, platinum, copper, nickel, or alloys thereof.
- the layer with the reflective back contacts can have a thickness within a range from about 0.01 ⁇ m to about 1 ⁇ m, preferably, from about 0.05 ⁇ m to about 0.5 ⁇ m, and more preferably, from about 0.1 ⁇ m to about 0.3 ⁇ m, for example, about 0.2 ⁇ m or about 0.1 ⁇ m (1,000 ⁇ ).
- the layer with the reflective back contacts can be deposited by a vapor deposition process, such as physical vapor deposition (PVD), sputtering, electron beam deposition (e-beam), ALD, CVD, PE-ALD, or PE-CVD, or by other deposition processes including inkjet printing, screen printing, evaporation, electroplating, electroless deposition (e-less), or combinations thereof.
- PVD physical vapor deposition
- sputtering electron beam deposition
- e-beam electron beam deposition
- ALD high density low density deposition
- CVD chemical vapor deposition
- PE-ALD PE-ALD
- PE-CVD PE-CVD
- FIG. 2 illustrates an example of an embodiment or implementation of a multi-junction optoelectronic device 200 with a p-n structure comprising Group IV semiconductor as a bottom junction and using GaAs as a substrate before the device is separated from the substrate according to the present disclosure.
- the multi-junction optoelectronic device 200 is epitaxially grown as sunny side down with decreasing band gap from the first p-n junction of the first p-n structure to the last junction of the second p-n structure. For example, as illustrated in FIG.
- the multi-junction optoelectronic device 200 is epitaxially grown sunny side down with decreasing band gap from the first p-n structure 208 to the second p-n structure 206 where the first p-n structure 208 comprises one or more p-n junctions further comprising Group III-V semiconductor material such as InGaP and GaAs, the second p-n structure 206 comprises a p-n junction further comprising Group IV semiconductor material such as SiGe or SiGeSn. In an embodiment or implementation, the second p-n structure 206 may include more than one p-n junction.
- a tunnel junction 204 is optionally provided between the first p-n structure 208 and the second p-n structure 206 .
- a sacrificial layer 210 such as a layer made of AlGaAs or AlAs, can be disposed on the GaAs substrate 212 prior to deposition of the first p-n structure 208 .
- the sacrificial layer 210 may be provided to enable liftoff of the multi-junction structure formed by the first p-n structure, the second p-n structure, and optionally the tunnel junction, using an epitaxial liftoff (ELO) process.
- ELO epitaxial liftoff
- FIG. 3 illustrates an example of an embodiment or implementation of a multi-junction optoelectronic device 300 with second p-n structure comprising Group IV semiconductor as a bottom junction and using GaAs as a substrate after the device is separated from the substrate according to the present disclosure.
- the multi-junction optoelectronic device 300 is shown as sunny side up with increasing band gap from the second p-n structure 302 to first p-n structure 306 where the first p-n structure 306 comprises one or more p-n junctions.
- the first p-n structure 306 comprises a Group III-V semiconductor and the second p-n structure 302 comprises a Group IV semiconductor such as SiGe, for example.
- the first p-n structure 306 can further comprise a first p-n junction and a second p-n junction.
- the first p-n junction comprises an InGaP semiconductor material and the second p-n junction comprises a GaAs semiconductor material.
- Other examples may have the first p-n junction and the second p-n junction made of different Group III-V semiconductor than those in the example described above.
- a tunnel junction 304 is optionally provided between the first p-n structure 306 and the second p-n structure 302 .
- the second p-n structure 302 comprises a Group IV semiconductor material, such as SiGe, for example, which forms the bottom cell or junction of the multi-junction structure of the multi-junction optoelectronic device 300 , and where the bottom cell or junction is away from the incident light after the device is separated from the substrate.
- the first p-n structure 306 and/or the second p-n structure 302 can comprise one or more p-n junctions grown in decreasing order of band gap (e.g., from largest energy gap to smallest energy gap) such that after the separation of the device from the substrate, the p-n junction away from the side of the device receiving the incident light has the smallest band gap and the p-n junction closest to the side of the device receiving the incident light has the largest band gap.
- band gap e.g., from largest energy gap to smallest energy gap
- FIG. 4 illustrates an example of an embodiment or implementation of an epitaxially grown triple junction optoelectronic device 400 with SiGe or SiGeSn as a bottom junction and using GaAs as a substrate before the device is separated from the substrate according to the present disclosure.
- the triple junction optoelectronic device 400 is epitaxially grown on a GaAs wafer 412 .
- a GaAs buffer layer 414 is deposited on the GaAs wafer 412 followed by AlAs release layer 410 .
- a GaAs contact layer 416 is then deposited on the AlAs release layer 410 followed by a front window layer 418 , for example, AlGaInP or AlInP.
- a tunnel junction 404 ′ comprising, for example, AlGaAs, GaAs, or InGaP, is grown on a first p-n junction 402 of a first p-n structure that follows the front window layer 418 , where the first p-n junction 402 includes an AlInGaP, InGaP, or AlGaAs absorber layer.
- the tunnel junction 404 ′ may also be grown using a material or materials different from AlGaAs, GaAs, or InGaP.
- the first p-n structure also includes a second p-n junction 406 , such as GaAs absorber layer, over the first p-n structure and over the tunnel junction 404 ′ if present.
- a second p-n structure includes a first p-n junction 408 , which may be referred to as the third p-n junction of the triple junction optoelectronic device 400 , where the first p-n junction 408 includes a SiGe or SiGeSn absorber layer.
- the first p-n junction 408 of the second p-n structure may be coupled to the second p-n junction 406 of the first p-n structure via a tunnel junction 404 ′′, if present.
- the first and second p-n junctions of the first p-n structure e.g., p-n junctions 402 and 406
- the third p-n junction that is part of the second p-n structure e.g., p-n junction 408
- a support layer can be deposited on the second p-n structure either before or after the device is separated from the substrate.
- FIG. 5 illustrates an example of an embodiment or implementation of a triple-junction optoelectronic device 500 with SiGe or SiGeSn as a bottom junction and using GaAs as a substrate and front metal contacts after the device is separated from the substrate according to an embodiment of the disclosure.
- the triple junction optoelectronic device 500 as shown in FIG. 5 comprises an anti-reflection coating (ARC) 526 , front metal contacts 524 , a contact layer 516 , a front window layer 518 , for example, AlGaInP or AlInP.
- ARC anti-reflection coating
- the triple junction optoelectronic device 500 also includes a first p-n structure and a second p-n structure.
- the first p-n structure includes a first p-n junction 502 , for example, AlGaAs or InGaP, a second p-n junction 506 , for example, GaAs.
- the second p-n structure includes a third p-n junction 508 , for example, SiGe or SiGeSn, where the third p-n junction 508 is the bottom cell away from the incident light, followed by a reflector layer or a reflective back contact 520 .
- the third p-n junction 508 may also be referred to as the first p-n junction of the second p-n structure.
- the first p-n junction 502 , the second p-n junction 506 , and the third p-n junction 508 can be electrically coupled by using tunnel junctions 504 ′ and 504 ′′ as shown in FIG. 5 , wherein the first p-n junction 502 , the second p-n junction 506 , and the third p-n junction 508 are voltage generating junctions of the triple-junction optoelectronic device 500 , and the tunnel junctions 504 ′ and 504 ′′ provide electrical coupling between the first, second and third p-n junctions and/or the rest of the device.
- the bottom junction e.g., the third p-n junction 508 of the second p-n structure
- the bottom junction can comprise a Group IV semiconductor including at least one of SiGe, SiGeSn, SiSn, or GeSn.
- the first p-n junction e.g., the first p-n junction 502 of the first p-n structure
- the second p-n junction 506 of the first p-n structure can comprise a Group III-V semiconductor.
- FIGS. 4 and 5 describe a triple junction optoelectronic device (e.g., devices 400 and 500 ), one of ordinary skill in the art readily recognizes that one or more additional p-n structures and/or additional p-n junctions could be added to the devices 400 and 500 in a similar fashion, either above or below existing p-n structures and/or p-n junctions, and possibly coupled to the rest of the device through a tunnel junction layer or layers.
- One of ordinary skill in the art also recognizes that a variety of materials listed could differ from the examples listed herein.
- each of the p-n junctions formed in the devices 400 and 500 could be a homojunction or a heterojunction, that is, both the N-layer and P-layer could be made of the same material, or the N-layer and the P-layer could be made of different materials, in accordance with the present disclosure.
- the doping of the materials in a p-n structure or p-n junction could be inverted.
- the p-type material could be placed at the top of the structure or junction, facing the sun, and n-type material could be placed at the bottom of the structure or junction.
- FIG. 6 illustrates another example of an embodiment or implementation of a multi-junction optoelectronic device 600 according to the present disclosure.
- the multi-junction optoelectronic device 600 includes semiconductor structures 602 , 606 and 608 .
- the semiconductor structure 602 corresponds to a first p-n junction
- the semiconductor structure 606 corresponds to a second p-n junction
- the semiconductor structure 608 corresponds to a third p-n junction, where semiconductor structures 602 and 606 can be part of a first p-n structure and semiconductor structure 608 can be part of a second p-n structure.
- the semiconductor structures 602 , 606 and 608 comprise an n-layer and p-layer coupled together (e.g., to form at least one p-n junction as part of each structure).
- n-layer and p-layer coupled together e.g., to form at least one p-n junction as part of each structure.
- materials including but not limited to, GaAs, AlGaAs, InGaP, InGaAs, AlInGaP, InGaAsP, and alloys thereof, etc., could be utilized for either of these layers and that would be in accordance with the present disclosure.
- the junction (e.g., p-n junction) formed between the two layers (e.g., the n-layer and the p-layer) need not be a heterojunction, that is, the junction could be a homojunction where both the n-layer and p-layer are made of the same material (both layers being GaAs or both layers AlGaAs, for example) and that would be in accordance with present disclosure.
- the doping of the materials in a p-n structure or p-n junction could be inverted.
- the p-type material could be placed at the top of the structure or junction, facing the sun, and the n-type material could be placed at the bottom of the structure or junction.
- the multi-junction optoelectronic device 600 could be comprised of multiple p-n layers grown in series, for example.
- a top side of the semiconductor structure 602 on a top side of the semiconductor structure 602 are a plurality of contact members 628 a - 628 n .
- Each of the top-side contact members 628 a - 628 n comprise an optional antireflective coating (ARC) 626 , a n-metal contact 624 underneath the optional ARC 626 , and a gallium arsenide (GaAs) contact 622 underneath the n-metal contact 624 .
- ARC antireflective coating
- GaAs gallium arsenide
- Each of the non-continuous contacts 640 a - 640 n includes an optional contact layer 634 coupled to the back side of the semiconductor structure 608 , and a p-metal contact 636 underneath the contact layer 634 .
- An optional ARC layer 632 can also be present on the back side of the multi-junction optoelectronic device 600 as illustrated in FIG. 6 .
- the contact layers can contain Group III-V semiconductor materials, such as gallium arsenide (GaAs), depending on the desired composition of the final optoelectronic device.
- GaAs gallium arsenide
- the contact layers can be heavily n-doped.
- the doping concentration of the contact layers can be within a range greater than about 5 ⁇ 10 18 cm ⁇ 3 , for example, from greater than about 5 ⁇ 10 18 cm ⁇ 3 to about 1 ⁇ 10 19 cm ⁇ 3 .
- the high doping of the contact layers of the multi-junction optoelectronic device 600 allows an ohmic contact to be formed with a later-deposited metal layer without the need to perform annealing to form such an ohmic contact.
- the multi-junction optoelectronic device 600 includes three structures (e.g., three p-n structures), as described above.
- One of the structures has a higher band gap and is placed or positioned on the top of the multi-junction optoelectronic device 600
- another of the structures has a lower band gap and is placed or positioned on the bottom of the multi-junction optoelectronic device 600 .
- the structure 602 which can be referred to as the p-n structure 602 , has higher or larger bandgap than the structure 608 and is comprised of a window layer 618 (for example, AlInP, AlGaInP, or AlGaAs), an n-type material (for example, AlInGaP, InGaP or AlGaAs), and a p-type material (for example, AlInGaP, InGaP or AlGaAs).
- the structure 602 can optionally include a back side window layer (for example, AlInP, AlGaInP, or AlGaAs).
- the structure 602 is electrically and optically connected to structure 606 , which may be referred to as p-n structure 606 , through a tunnel junction structure 604 ′.
- the tunnel junction structure 604 ′ is comprised of a highly p-type doped layer and a highly n-type doped layer, for example, GaAs, InGaP, or AlGaAs.
- the structure 608 which can be referred to as the p-n structure 608 , has lower or smaller bandgap than the structure 602 and comprises an n-type material (for example, SiGe), a p-type material (for example, SiGe).
- the structure 608 can optionally include a back side window layer, for example, AlInP, AlGaInP, or AlGaAs. In some embodiments or implementations, the back side window layer could correspond to the textured layer 630 .
- the structure 608 is electrically and optically connected to structure 606 through a tunnel junction structure 604 ′′.
- the tunnel junction structure 604 ′′ is comprised of a highly p-type doped layer and a highly n-type doped layer, for example, GaAs, InGaP or AlGaAs.
- the p-n junctions formed in structures 602 and/or 608 could be homojunctions or heterojunctions, that is, both the n-layer and p-layer could be made of the same material (e.g., homojunction), or could be made of different materials (e.g., heterojunction), and that would be in accordance with the present disclosure.
- the doping of the materials in a p-n structure or p-n junction could be inverted. For example, the p-type material could be placed at the top of the structure or junction, facing the sun, and the n-type material could be placed at the bottom of the structure or junction.
- One or more additional p-n structures could be added to the multi-junction optoelectronic device 600 as illustrated by the structure 606 , which may be referred to as the p-n structure 606 .
- the structure 606 could be possibly coupled to the rest of the device through a tunnel junction layer or layers.
- a multi-junction optoelectronic device 700 can include a first p-n junction 710 made of Group III-V semiconductor materials and a second p-junction 715 made of Group IV semiconductor materials.
- the first p-n junction 710 can be a GaAs p-n junction and the second p-n junction 715 can be a SiGe p-n junction such that the multi-junction optoelectronic device 700 has GaAs on SiGe.
- the first p-n junction 710 can be a GaAs p-n junction and the second p-n junction 715 can be a SiGeSn p-n junction such that the multi-junction optoelectronic device 700 has GaAs on SiGeSn.
- the first p-n junction 710 can be part of a first p-n structure and the second p-n junction 715 can be part of a second p-n structure.
- a multi-junction optoelectronic device 720 can include a first p-n junction 730 and a second p-n junction 735 made of Group III-V semiconductor materials and a third p-junction 740 made of Group IV semiconductor materials.
- the first p-n junction 730 can be an InGaP p-n junction
- the second p-n junction 735 can be a GaAs p-n junction
- the third p-n junction 740 can be a SiGe p-n junction such that the multi-junction optoelectronic device 720 has InGaP/GaAs on SiGe.
- the first p-n junction 730 can be an AlGaAs p-n junction
- the second p-n junction 735 can be a GaAs p-n junction
- the third p-n junction 740 can be a SiGe p-n junction such that the multi-junction optoelectronic device 720 has AlGaAs/GaAs on SiGe.
- the first p-n junction 730 can be an InGaP p-n junction
- the second p-n junction 735 can be a GaAs p-n junction
- the third p-n junction 740 can be a SiGeSn p-n junction such that the multi-junction optoelectronic device 720 has InGaP/GaAs on SiGeSn.
- the first p-n junction 730 can be an AlGaAs p-n junction
- the second p-n junction 735 can be a GaAs p-n junction
- the third p-n junction 740 can be a SiGeSn p-n junction such that the multi-junction optoelectronic device 720 has AlGaAs/GaAs on SiGeSn.
- the first p-n junction 730 and the second p-n junction 735 can be part of a first p-n structure and the third p-n junction 740 can be part of a second p-n structure.
- a multi-junction optoelectronic device 750 can include a first p-n junction 760 , a second p-n junction 765 , and a third p-n junction 770 made of Group III-V semiconductor materials and a fourth p-junction 780 made of Group IV semiconductor materials.
- the first p-n junction 760 can be an AlInGaP p-n junction
- the second p-n junction 765 can be an InGaAsP p-n junction
- the third p-n junction 770 can be a GaAs p-n junction
- the fourth p-n junction 780 can be a SiGe p-n junction such that the multi-junction optoelectronic device 750 has AlInGaP/InGaAsP/GaAs on SiGe.
- the first p-n junction 760 can be an AlInGaP p-n junction
- the second p-n junction can be an AlGaAs p-n junction
- the third p-n junction 770 can be a GaAs p-n junction
- the fourth p-n junction 780 can be a SiGe p-n junction such that the multi-junction optoelectronic device 750 has AlInGaP/AlGaAs/GaAs on SiGe.
- the first p-n junction 760 can be an AlInGaP p-n junction
- the second p-n junction 765 can be an InGaAsP p-n junction
- the third p-n junction 770 can be a GaAs p-n junction
- the fourth p-n junction 780 can be a SiGeSn p-n junction such that the multi-junction optoelectronic device 750 has AlInGaP/InGaAsP/GaAs on SiGeSn.
- the first p-n junction 760 can be an AlInGaP p-n junction
- the second p-n junction 765 can be an AlGaAs p-n junction
- the third p-n junction 770 can be a GaAs p-n junction
- the fourth p-n junction 780 can be a SiGeSn p-n junctions such that the multi-junction optoelectronic device 750 has AlInGaP/AlGaAs/GaAs on SiGeSn.
- first p-n junction 760 , the second p-n junction 765 , and the third p-n junction 770 can be part of a first p-n structure and the fourth p-n junction 780 can be part of a second p-n structure.
- the optoelectronic device could include junctions that are p-on-n rather than n-on-p
- a structure in the optoelectronic device could include two or more junctions
- the optoelectronic device could include a junction that is a homojunction
- the tunnel junctions could be made of AlGaAs, GaAs or InGaP or other material
- other layers within the optoelectronic device, or within a structure of the optoelectronic device could be exchanged with different materials, e.g., AlGaAs or AlGaInP instead of AlInP, etc.
- the reflector of the optoelectronic device could be made purely of a metal or metal alloy, as well as a dielectric and a metal or metal alloy.
Abstract
Description
- The present application claims the priority to U.S. Provisional Application No. 62/289,070, titled “MULTI-JUNCTION OPTOELECTRONIC DEVICE WITH GROUP IV SEMICONDUCTOR AS A BOTTOM JUNCTION”,” filed on Jan. 29, 2016. The present application is also a Continuation-in-Part of, and claims priority to, U.S. application Ser. No. 13/705,064, titled “MULTI-JUNCTION OPTOELECTRONIC DEVICE,” filed on Dec. 4, 2012, which is a Continuation-in-Part of, and claims priority to, U.S. application Ser. No. 12/939,077, titled “OPTOELECTRONIC DEVICES INCLUDING HETEROJUNCTION LAYER,” filed on Nov. 3, 2010 and U.S. application Ser. No. 12/605,108, titled “PHOTOVOLTAIC DEVICE,” filed on Oct. 23, 2009. The disclosure of each of these prior applications is hereby incorporated in its entirety by reference.
- The present disclosure generally relates to optoelectronic semiconductor devices, and more particularly to multi-junction optoelectronic devices with Group IV semiconductor as a bottom junction and method of manufacturing the multi-junction optoelectronic devices.
- There is a need for providing optoelectronic semiconductor devices, also referred simply as optoelectronic devices, that have improved efficiency when compared to the efficiency of conventional optoelectronic devices. These improved devices need to be, however, cost effective, easily implemented and/or adaptable to existing environments. The present disclosure describes various aspects of technical solutions that address such needs.
- A multi-junction optoelectronic device with Group IV semiconductor as a bottom junction and method of manufacturing the multi-junction optoelectronic device are disclosed. The method for fabricating a multi-junction optoelectronic device comprises providing a first p-n structure on a substrate, wherein the first p-n structure comprises a first base layer of a first semiconductor with a first bandgap such that a lattice constant of the first semiconductor matches a lattice constant of the substrate, and wherein the first semiconductor comprises a Group III-V semiconductor. The method further comprises providing a second p-n structure on the first p-n structure, wherein the second p-n structure comprises a second base layer of a second semiconductor with a second bandgap, wherein a lattice constant of the second semiconductor matches a lattice constant of the first semiconductor, and wherein the second semiconductor comprises a Group IV semiconductor. The method further comprises lifting the multi-junction optoelectronic device off the substrate, wherein the multi-junction optoelectronic device comprises the first p-n structure and the second p-n structure, and wherein the multi-junction optoelectronic device is a flexible device.
- In another aspect of the disclosure, the multi-junction optoelectronic device comprises a first p-n structure, wherein the first p-n structure comprises a first base layer of a first semiconductor with a first bandgap such that a lattice constant of the first semiconductor matches a lattice constant of a substrate, and wherein the first semiconductor comprises a Group III-V semiconductor. The multi-junction optoelectronic device further comprises a second p-n structure formed by epitaxial growth on the first p-n structure, wherein the second p-n structure comprises a second base layer of a second semiconductor with a second bandgap, wherein a lattice constant of the second semiconductor matches a lattice constant of the first semiconductor, and wherein the second semiconductor comprises a Group IV semiconductor. The multi-junction optoelectronic device is lifted off the substrate and comprises the first p-n structure and the second p-n structure. The multi-junction optoelectronic device formed in this manner is a flexible device.
- In yet another aspect of the disclosure, a multi-junction optoelectronic device comprises a first p-n structure having a first p-n junction and a second p-n junction, wherein the first p-n junction comprises a first single-crystalline Group III-V semiconductor with a first bandgap such that a lattice constant of the first single-crystalline Group III-V semiconductor matches a lattice constant of a substrate. The multi-junction optoelectronic device further comprises a second p-n structure formed by epitaxial growth on the first p-n structure, wherein the second p-n structure comprises a third p-n junction having a second single-crystalline Group IV semiconductor with a second bandgap, and wherein a lattice constant of the second single-crystalline Group IV semiconductor matches a lattice constant of the first single-crystalline Group III-V semiconductor. The multi-junction optoelectronic device is lifted off the substrate and comprises the first p-n structure and the second p-n structure. The multi-junction optoelectronic device formed in this manner is a flexible device. In an embodiment or implementation, the substrate comprises a GaAs wafer and the third p-n junction of the second p-n structure comprises a Group IV semiconductor made up of Si, Ge, Sn, or a combination therefore such that the Group IV semiconductor forms a bottom junction, away from the external light source, of the multi-junction optoelectronic device after the multi-junction optoelectronic device is separated from the substrate.
- So that the manner in which the above recited features and various aspects of the disclosure can be understood in detail, a more particular description of the disclosure, briefly summarized above, can be had by reference to various embodiments or implementations, some of which are illustrated in the appended figures. It is to be noted, however, that the appended figures illustrate only examples of embodiments or implementations of various aspects of this disclosure and are therefore not to be considered limiting of its scope, for the disclosure can admit to other equally effective embodiments or implementations.
-
FIG. 1 is a flow chart illustrating a process of forming a multi-junction optoelectronic device with a p-n structure comprising Group IV semiconductor as a bottom junction using GaAs as a substrate according to various aspects described herein. -
FIG. 2 illustrates an example of a multi-junction optoelectronic device with a p-n structure comprising Group IV semiconductor as a bottom junction using GaAs as a substrate before the device is separated from the substrate, in accordance with various aspects of the disclosure. -
FIG. 3 illustrates another example of a multi-junction optoelectronic device with a p-n structure comprising Group IV semiconductor as a bottom junction using GaAs as a substrate after the device is separated from the substrate, in accordance with various aspects of the disclosure. -
FIG. 4 illustrates an example of an epitaxially-grown triple junction optoelectronic device with SiGe or SiGeSn as a bottom junction using GaAs as a substrate before the device is separated from the substrate, in accordance with various aspects of the disclosure. -
FIG. 5 illustrates another example of an epitaxially-grown triple junction optoelectronic device with SiGe or SiGeSn as a bottom junction and front metal contacts after the device is separated from the substrate, in accordance with various aspects of the disclosure. -
FIG. 6 illustrates another example of a multi-junction optoelectronic device, in accordance with various aspects of the disclosure. -
FIG. 7A illustrates an example of a multi-junction optoelectronic device with a single p-n junction in a first p-n structure, in accordance with various aspects of the disclosure. -
FIG. 7B illustrates an example of a multi-junction optoelectronic device with two p-n junctions in a first p-n structure, in accordance with various aspects of the disclosure. -
FIG. 7C illustrates an example of a multi-junction optoelectronic device with three p-n junctions in a first p-n structure, in accordance with various aspects of the disclosure. - The present disclosure generally relates to optoelectronic semiconductor devices, also referred simply as optoelectronic devices, and more particularly to multi-junction optoelectronic devices with Group IV semiconductor as a bottom junction. The following description is presented to enable one of ordinary skill in the art to make and use the features and aspects of this disclosure and is provided in the context of a patent application and its requirements. Various modifications to the examples of embodiments and implementations provided and the generic principles and features described herein will be readily apparent to those skilled in the art. Thus, the present disclosure is not intended to be limited to the examples of embodiments or implementations shown but is to be accorded the widest scope consistent with the principles and features described herein.
- As described above, the present disclosure relates to multi-junction optoelectronic devices with Group IV semiconductor as a bottom junction and the fabrication processes for forming such optoelectronic devices. Accordingly, the present disclosure describes various aspects of the fabrication of thin film devices, such as photovoltaic devices, light-emitting diodes (LEDs), or other optoelectronic devices, that can be used as the multi-junction optoelectronic devices described herein.
- It is desirable to improve the performance of an optoelectronic device such as a photovoltaic cell or a light-emitting diode, for example, to improve the efficiency thereof without significantly affecting the cost or adding to overall size of the device. These devices should, therefore, be cost effective, easily implemented and/or adaptable to existing environments. The present disclosure describes various aspects of technical solutions that address such needs.
- Generally, the performance of an optoelectronic device such as a photovoltaic cell (e.g., solar cell) or a light-emitting diode (LED) is improved by improving the light absorption/conversion efficiency of the cell or the light generation efficiency of the LED. High efficiency photovoltaic cells can be fabricated by growing materials with different band-gaps such that the highest band-gap material is on the light-facing side (e.g., front side) and the lowest band gap material is on the opposite side (e.g., back side). This results in the absorption of photons with different energy by different layers, improving the efficiency of the photovoltaic cell since this arrangement results in more photons being absorbed and thus generating a larger current. This can be achieved using different approaches; however, each approach has its own disadvantages.
- Growing multiple layers of differing band gap materials (i.e., materials having different energy gaps) is desired for improving efficiency, but results in lattice mismatch between the growth substrate and different layers as well as between different layers, lowering the overall efficiency of the resulting photovoltaic cell (with similar inefficiencies arising in the operation of light-emitting diodes). Therefore, another approach is used to grow lattice-mismatched multi-junction optoelectronic devices (e.g., lattice-mismatched multi-junction solar cells) using a metamorphic graded layer to allow for difference in lattice constants, for example, using InGaAs as the bottom junction. The metamorphic approach leads to a lot of wasted metalorganic chemical vapor deposition (MOCVD) precursor material and reduced MOCVD tool throughput.
- A different approach from the ones described above is to grow lattice-matched multi-junction optoelectronic devices using Ge as the bottom junction. Ge is widely used as a bottom cell (e.g., to provide a bottom junction) of GaAs-based multi-junction optoelectronic devices. However, since Ge has a lower than optimal bandgap, using Ge can result in substantial reduction in the conversion efficiency. Also, there is a small lattice mismatch between Ge and GaAs. To overcome these issues, the semiconductor In is sometimes added to GaAs to form InGaAs to improve lattice matching to a Ge substrate. However, this technique of using InGaAs may not work if the substrate is GaAs instead since the lattice constant of InGaAs and that of GaAs differ significantly resulting in lattice mismatch between these two materials.
- The use of Group IV elements, also referred to as Group IV semiconductors, comprising a combination of Si, Ge, and/or Sn as a bottom cell of GaAs-based multi-junction optoelectronic devices can achieve a better lattice match. For example, a better match can be achieved between the lattice constant of SiGe and that of the GaAs substrate than Ge substrate. In addition, the band gap of SiGe is closer to the optimal band gap for efficiency in GaAs-based multi-junction optoelectronic devices. Therefore, SiGe, including lattice-mismatched SiGe, can be used to increase the band gap to improve the efficiency of the multi-junction optoelectronic devices.
- Various aspects of a method for forming a multi-junction optoelectronic device comprising a Group IV semiconductor as a bottom cell (e.g., to provide a bottom junction) according to various aspects of the disclosure are described herein. In this disclosure, in an embodiment or implementation, SiGe can be used as the bottom cell of a GaAs-based multi-junction optoelectronic device to achieve better lattice matching to a GaAs substrate as well as higher band-gap for improved efficiency.
- Many of the thin film devices described herein (e.g., multi-junction optoelectronic devices such as photovoltaic cells or LEDs) generally contain epitaxially grown layers which are formed on a sacrificial layer disposed on or over a support substrate or wafer. The thin film devices thus formed can be flexible single crystal devices. Once the thin film devices are formed by epitaxy processes, the thin film devices are subsequently removed or separated from the support substrate or wafer, for example during an epitaxial lift off (ELO) process, a laser lift off (LLO) process, or a spelling process etc.
- As used in this disclosure, a layer can be described as being deposited “on or over” one or more other layers. This term indicates that the layer can be deposited directly on top of the other layer(s), or can indicate that one or more additional layers can be deposited between the layer and the other layer(s) in some embodiments or implementations. Also, the other layer(s) can be arranged in any order. To describe the features of the present disclosure in more detail reference is made to the following discussion in conjunction with the accompanying figures.
-
FIG. 1 is a flow chart illustrating an example of amethod 100 for fabricating or forming a multi-junction optoelectronic device. In the example shown inFIG. 1 , the multi-junction optoelectronic device includes a p-n structure comprising a Group IV semiconductor as a bottom junction using GaAs as a substrate according to various aspects described herein. In an embodiment or implementation, themethod 100 comprises, at 102 providing a sacrificial layer on a GaAs substrate, at 104 providing a first p-n structure on the sacrificial layer, at 106 optionally providing a tunnel junction, at 108 providing a second p-n structure on the first p-n structure, at 110 providing a support layer on the multi-junction optoelectronic device (or multi-junction semiconductor structure), and at 112 lifting off the multi-junction optoelectronic device and the support layer from the substrate. In an embodiment or implementation, the multi-junction optoelectronic device can be lifted off of the substrate whether a support layer is provided or not. In an aspect of themethod 100, a first p-n structure can be provided on a GaAs substrate (or on a sacrificial layer on a GaAs substrate) as indicated at 104 inFIG. 1 . A p-n structure can refer to a structure having one or more semiconductor layers and where one or more p-n junctions are formed with the one or more semiconductor layers. - In some embodiments or implementations, the sacrificial layer can be disposed on the substrate (e.g., at 102 in
FIG. 1 ) prior to deposition of the p-n structure, for example, to enable liftoff or separation of the p-n structure by using an epitaxial liftoff (ELO) process or other similar process. The sacrificial layer can comprise AlAs, AlGaAs, AlGaInP, or AlInP, or other layers with high Al content, or combinations thereof and is utilized to form a lattice structure for the layers contained within the cell, and then etched and removed during the ELO process. In other embodiments, alternative liftoff processes such as laser lift off (LLO), ion implantation and liftoff, liftoff by etching of a buried oxide layer or a buried porous layer, or spelling can be used. - In an embodiment or implementation, the first p-n structure can be grown on a substrate (e.g., on the sacrificial layer on the substrate), for example, a GaAs wafer can be used, with epitaxially grown layers as thin films made of Group III-V materials (e.g., Group III-V semiconductors). The first p-n structure can be formed by epitaxial growth using various techniques, for example, metalorganic chemical vapor deposition (MOCVD), molecular beam epitaxy (MBE), metalorganic vapor phase epitaxy (MOVPE or OMVPE), liquid phase epitaxy (LPE), hydride vapor phase epitaxy (HYPE), close-spaced vapor transport (CSVT) epitaxy, etc. In some embodiments the first p-n structure is substantially a single crystal. The first p-n structure can include a single-crystalline semiconductor material.
- In some embodiments or implementations, the epitaxially grown layers of Group III-V materials can be formed using a high growth rate deposition process (e.g., a high growth rate vapor deposition process). The high growth rate deposition process is such that grown materials are of sufficient quality for use in the types of optoelectronic devices described herein. The high growth rate deposition process allows for growth rates of greater than 5 μm/hr, such as about 10 μm/hr or greater, or as high as about 100 μm/hr or greater. For example, the growth rates can be about 10 μm/hr, about 20 μm/hr, about 30 μm/hr, about 40 μm/hr, about 50 μm/hr, about 60 μm/hr, about 70 μm/hr, about 80 μm/hr, about 90 μm/hr, or about 100 μm/hr, some specific rate between any two of these values (e.g., about 25 μm/hr—between 20 μm/hr and 30 μm/hr), or some range between any two of these values (e.g., range from about 20 μm/hr to about 30 μm/hr). In some embodiments or implementations, the high growth rate deposition process allows for growth rates of greater than 100 μm/hr, including growth rates of about 120 μm/hr. The term “about” as used in this disclosure can indicate a variation of 1%, 2%, 3%, 4%, 5%, or 10%, for example, from a nominal value. The high growth rate deposition process includes heating a wafer to a deposition temperature of about 550° C. or greater (e.g., the deposition temperature can be as high as 750° C. or 850° C.), within a processing system, exposing the wafer to a deposition gas containing a chemical precursor, such as a Group III-containing precursor gas and a Group V-containing precursor gas, and depositing a layer containing a Group III-V material on the wafer. The Group III-containing precursor gas can contain a Group III element, such as indium, gallium, or aluminum. For example, the Group III-containing precursor gas can be one of trimethyl aluminum, triethyl aluminum, trimethyl gallium, triethyl gallium, trimethyl indium, triethyl indium, di-isopropylmethylindium, or ethyldimethylindium. The Group V-containing precursor gas can contain a Group V element, such as nitrogen, phosphorus, arsenic, or antimony. For example, the Group V-containing precursor gas can be one of phenyl hydrazine, dimethylhydrazine, tertiarybutylamine, ammonia, phosphine, tertiarybutyl phosphine, bisphosphinoethane, arsine, tertiarybutyl arsine, monoethyl arsine, trimethyl arsine, trimethyl antimony, triethyl antimony, or tri-isopropyl antimony, stibine.
- The deposition processes for depositing or forming Group III-V materials, as described herein, can be conducted in various types of deposition chambers. For example, one continuous feed deposition chamber that can be utilized for growing, depositing, or otherwise forming Group III-V materials, is described in the commonly assigned U.S. patent application Ser. Nos. 12/475,131 and 12/475,169 (issued as U.S. Pat. No. 8,602,707), both filed on May 29, 2009, which are herein incorporated by reference in their entireties.
- Some examples of layers usable in device and methods for forming such layers are disclosed in commonly assigned U.S. Pat. No. 9,136,418, issued Sep. 15, 2015, and U.S. Pat. No. 9,178,099, issued Nov. 3, 2015, and incorporated herein by reference in their entirety.
- In an embodiment or implementation, the first p-n structure comprises multiple p-n junctions, for example, a first p-n junction, a second p-n junction up to an nth p-n junction. That is, the first p-n structure can include one, two, or more p-n junctions. In one example, the first p-n structure includes only one p-n junction. Each of the first through n−1th p-n junction can contain various arsenide, phosphide, and nitride layers, such as AlGaAs, InGaAs, AlInGaAsP, AlInP, InGaP, AlInGaP, GaP, GaN, InGaN, AlGaN, AlInGaN, alloys thereof, derivatives thereof, or combinations thereof. For example, the nitride and phosphide layers can include one or more of InGaP, AlInGaP, GaN, InGaN, AlGaN, AlInGaN, GaP, alloys of any of these, or derivatives of any of these. The nth p-n junction can contain various arsenide, phosphide, and nitride layers, such as GaAs, AlGaAs, InGaAs, AlInGaAs, InGaAsP, AlInGaAsP, GaN, InGaN, alloys thereof, derivatives thereof and combinations thereof. In general each of these p-n junctions comprises a Group III-V semiconductor and includes at least one of gallium, aluminum, indium, phosphorus, nitrogen, or arsenic.
- In an embodiment or implementation, the first p-n junction of the first p-n structure comprises indium gallium phosphide material or derivatives thereof. The indium gallium phosphide material can contain various indium gallium phosphide layers, such as an indium gallium phosphide, aluminum indium gallium phosphide, etc. For example, in one embodiment or implementation, the first p-n structure comprises a p-type aluminum indium gallium phosphide layer or stack disposed above an n-type indium gallium phosphide layer or stack, where the combination of these two stacks can form the first p-n junction. As described in this disclosure, a stack can refer to a set of one or more layers such that an n-type stack includes a set of one or more layers of which at least one of the layers in the set is an n-type layer or includes an n-type material, while a p-type stack includes a set of one or more layers of which at least one of the layers in the set is an p-type layer or includes an p-type material.
- In one example, the p-type aluminum indium gallium phosphide stack has a thickness within a range from about 100 nm to about 3,000 nm and the n-type indium gallium phosphide stack has a thickness within a range from about 100 nm to about 3,000 nm. In one example, the n-type indium gallium phosphide stack has a thickness within a range from about 400 nm to about 1,500 nm.
- In another embodiment or implementation, the first p-n junction of the first p-n structure comprises aluminum indium gallium phosphide material or derivatives thereof. The aluminum indium gallium phosphide material can contain various aluminum indium gallium phosphide layers, such as an aluminum indium phosphide, aluminum indium gallium phosphide, etc. For example, in one embodiment or implementation, the p-n structure comprises a p-type aluminum indium phosphide layer or stack disposed above an n-type aluminum indium gallium phosphide layer or stack, where the combination of these two stacks can form the first p-n junction.
- In an embodiment the first p-n junction, the second p-n junction, or the nth p-n junction of the first p-n structure comprises gallium arsenide material, and derivatives thereof, for example, GaAs, AlGaAs, InGaAs, AlInGaAs, InGaAsP, AlInGaAsP, alloys thereof, derivatives thereof and combinations thereof. The gallium arsenide material can contain various gallium arsenide layers, such as gallium arsenide, aluminum gallium arsenide, indium gallium arsenide, aluminum indium gallium arsenide etc. For example, in one embodiment the nth p-n junction comprises a p-type aluminum gallium arsenide layer or stack disposed above an n-type gallium arsenide layer or stack.
- In an embodiment or implementation, the first p-n junction, the second p-n junction, or the nth p-n junction of the first p-n structure comprises gallium phosphide material, and derivatives thereof, for example, GaP, InGaP, AlInP, AlGaP, AlInGaP, InGaAsP, AlInGaAsP, alloys thereof, derivatives thereof, and combinations thereof.
- For some embodiments or implementations, an interface or intermediate layer can be formed between an emitter layer and a base layer (e.g., between emitter and base layers in a p-n junction or a p-n structure). The intermediate layer can comprise any suitable Group III-V compound semiconductor, such as GaAs, AlGaAs, InGaP, AlInGaP, InGaAsP, AlInGaAsP, AlInP, or a combination thereof. The intermediate layer can be n-doped, p-doped, or not intentionally doped. The thickness of the interface layer can be in the range of about 5 nm to about 200 nm, for example. The intermediate layer is located between a p-doped layer and an n-doped layer, and can be comprised of the same material as either the n-doped layer or the p-doped layer, or can be comprised of a different material from either the n-doped layer or the p-doped layer, and/or can a layer of a graded composition. The intermediate layer thus formed can provide a location offset for one or more heterojunctions from a corresponding p-n junction. Such an offset can allow for reduced dark current within the device, improving its performance.
- In an embodiment or implementation, the second p-n structure can be grown on the first p-n structure (as shown in 106 in
FIG. 1 ). The second p-n structure can include epitaxially grown layers as thin films made of Group IV materials (e.g., Group IV semiconductors). The second p-n structure can be formed by epitaxial growth using different techniques, for example, plasma enhanced chemical vapor deposition (PECVD), physical vapor deposition (PVD), or atmospheric pressure chemical vapor deposition (APCVD). Other techniques that can be used to form the second p-n structure include sputtering, atomic layer deposition (ALD), hydride vapor phase epitaxy (HVPE), metalorganic vapor phase epitaxy (MOVPE or OMVPE), metalorganic chemical vapor deposition (MOCVD), inductively coupled plasma enhanced chemical vapor deposition (ICP-CVD), hot-wire chemical vapor deposition (HWCVD), low pressure chemical vapor deposition (LPCVD), and other forms of chemical vapor deposition (CVD). In some embodiments or implementations, the second p-n structure is substantially a single crystal (e.g., the second p-n structure can include a single-crystalline semiconductor material). To achieve this, the first p-n structure after growth is transferred to another chamber along with the growth substrate to grow the second p-n structure on top of the first p-n structure using another growth process such as PECVD, PVD, or APCVD. The high growth rate deposition process allows for growth rates of greater than 5 μm/hr, such as about 10 μm/hr or greater, or as high as about 100 μm/hr or greater. For example, the growth rates can be about 10 μm/hr, about 20 μm/hr, about 30 μm/hr, about 40 μm/hr, about 50 μm/hr, about 60 μm/hr, about 70 μm/hr, about 80 μm/hr, about 90 μm/hr, or about 100 μm/hr, some specific rate between any two of these values (e.g., about 25 μm/hr between 20 μm/hr and 30 μm/hr), or some range between any two of these values (e.g., range from about 20 μm/hr to about 30 μm/hr).). In some embodiments or implementations, the high growth rate deposition process allows for growth rates of greater than 100 μm/hr, including growth rates of about 120 μm/hr. - In an embodiment or implementation, the
method 100 can include providing a first junction (e.g., p-n junction) of the first p-n structure, (e.g., InGaP) on a substrate (e.g., GaAs) viastep 102. Additional p-n junctions can be grown on the first p-n junction, for example, GaAs. In an embodiment or implementation, the first p-n junction can contain various arsenide, nitride, and phosphide layers, such as GaAs, AlGaAs, InGaP, AlInGaP, GaN, InGaN, AlGaN, AlInGaN, GaP, alloys thereof, derivatives thereof and combinations thereof, and the additional p-n junctions can comprise any of GaAs, AlGaAs, InGaP, AlInGaP, InGaAs, AlInGaAs, InGaAsP, AlInGaAsP, alloys thereof, derivatives thereof and combinations thereof. - The first p-n structure thus formed is transferred to another growth chamber and a second p-n structure, for example, SiGe is then formed on the first p-n structure at 108. In this embodiment or implementation, the lattice constant of the substrate matches the lattice constant of the first p-n structure and the lattice constant of the second p-n structure matches the lattice constant of the first p-n structure. One of ordinary skill can recognize that such matching of lattice constants also includes materials with lattice constants nearly matching each other. For example, a semiconductor material of the substrate can have a lattice constant that matches (or substantially matches) that of a first semiconductor material of the first p-n structure, and the lattice constant of the first semiconductor material matches (or substantially matches) that of a second p-n structure. Matching or substantially matching of lattice constants refers to allowing two different and adjacent semiconductor materials a region of band gap change to be formed without introducing a change in crystal structure. As described above, the
method 100 further comprises optionally providing a tunnel junction at 106 between the multiple p-n junctions within the first p-n structure and/or the second p-n structure, or between the first p-n structure and the second p-n structure, forming a multi-junction semiconductor structure for a multi-junction optoelectronic device. The tunnel junction provides electrical coupling between the multiple p-n junctions within the first p-n structure and/or the second p-n structure, or between the first p-n structure and the second p-n structure and/or the rest of the device. The other p-n junctions within the first p-n structure and the second p-n structure are voltage generating p-n junctions of the multi-junction semiconductor structure. The tunnel junctions can be grown based on Group III-V materials by using the same or similar equipment and techniques as described herein to grow the first p-n structure, or the tunnel junction can be grown based on Group IV materials by using the same or similar equipment and techniques as described herein to grow the second p-n structure. In another embodiment or implementation, the tunnel junction can be based on Group III_V materials and Group IV materials, possibly grown using more than one technique. In this case, it is possible to, for example, end the growth of the Group III-V material with a highly doped layer or surface of n-doping or p-doping, and then begin the growth of the Group IV material with a highly doped layer of the opposite doping type. - In an embodiment or implementation, the second p-n structure comprises a Group IV semiconductor such as but not limited to Si, Ge, Sn, C, or mixtures of two or more of these materials, wherein a p-type silicon germanium layer or stack is disposed above an n-type silicon germanium layer or stack. In one example, the p-type silicon germanium stack has a thickness within a range from about 100 nm to about 3,000 nm and the n-type silicon germanium stack has a thickness within a range from about 100 nm to about 3,000 nm. In one example, the n-type silicon germanium stack has a thickness within a range from about 700 nm to about 2,500 nm.
- In another embodiment or implementation, the second p-n structure comprises multiple p-n junctions. Each p-n junction can contain various Group IV semiconductor layers, which can be grown using different source materials including, but not limited to, isobutylgermane, alkylgermanium trichlorides, dimethylaminogermanium trichloride, germane, silane, disilane, silicon tetrachloride, carbontetrabromide, carbontribromidechloride, etc. In general, each p-n junction comprises a Group IV semiconductor materials and includes at least one of silicon, germanium, tin, and carbon, and mixtures of two or more of these materials.
- Furthermore, for both, the first p-n structure and the second p-n structure, the junction formed between the two layers can be a heterojunction that is, the N-layer and P-layer that form the junction could be made of different materials, or a homojunction, that is, both the N-layer and P-layer that form the junction could be made of the same material, for example, both layers being GaAs or both layers InGaP. Also the p-n structure could have either doping polarity, with the n-type material at the top of the structure or junction and the p-type material at the bottom of the structure or junction, or alternatively, the p-type material at the top of the structure or junction and n-type material at the bottom of the structure or junction.
- In some embodiments or implementations, one or more of the first p-n structure or the second p-n structure can comprise a textured surface. This textured surface can improve the scattering of light at that surface, as well as improve adhesion to both metal and dielectric layers. In some embodiments or implementations, the texturing of the surface can be achieved during the growth of the materials that comprise the p-n structure. This can be achieved at least in part by using a lattice mismatch between at least two materials in the p-n structure, for example in a Stranski-Krastanov process or a Volmer-Weber process, to produce texturing at the interface between the materials. In another embodiment or implementation, a layer in or on the p-n structure can act as an etch mask and texturing can be provided by an etching process. In yet another embodiment or implementation, texturing can be provided by physical abrasion such as sandpaper or sandblasting or particle blasting or similar processes. In yet another embodiment or implementation, texturing can be provided by an inhomogeneous etching process that produces microscopically non-uniform features on a surface. Moreover, texturing can be accomplished using techniques similar to those used in silicon texturing, including, for example, “random pyramid” or “inverted pyramid” etching using, for example, KOH.
- In addition, in an embodiment or implementation, the back side and/or the front side (e.g., the side closest to where light is received by a photovoltaic cell or emitted by an LED) of the p-n structure can be textured to improve light scattering into and/or out of the device. In some embodiments or implementations, texturing can be more likely applied to the back side (e.g., back-side texturing), in which case that Group IV semiconductor materials are to be textured using one or more of the texturing techniques described above.
- A support layer can then be deposited on the multi-junction semiconductor structure thus formed at 110 in
FIG. 1 . The support layer can comprise one or more of a dielectric layer, a semiconductor contact layer (or simply contact layer), a passivation layer, a transparent conductive oxide layer, an anti-reflective coating, a metal coating, an adhesive layer, an epoxy layer, or a plastic coating. In an embodiment or implementation, the support layer is composed of one or more materials that have a chemical resistance to acids, for example, to acids that are used as part of an ELO or similar process. - In those instances in which a dielectric layer is included as part of a support layer, the dielectric layer comprises dielectric materials that are organic or inorganic. The organic dielectric materials comprise any of polyolefin, polycarbonate, polyester, epoxy, fluoropolymer, derivatives thereof and combinations thereof and the inorganic dielectric materials comprise any of arsenic trisulfide, arsenic selenide, α-alumina (sapphire), magnesium fluoride, derivatives thereof and combinations thereof.
- In those instances in which a contact layer (or multiple contact layers) is included as part of a support layer, the contact layer can contain Group III-V materials, such as gallium arsenide (GaAs), depending on the desired composition of the final photovoltaic unit. According to embodiments or implementations described herein, the contact layer can be heavily n-doped. In some embodiments or implementations, the doping concentration can be within a range greater than about 5×1018 cm−3, for example, from greater than about 5×1018 cm−3 to about 1×1019 cm−3. The high doping of the contact layer allows an ohmic contact to be formed with a later-deposited metal layer without any annealing step performed to form such an ohmic contact, as described below.
- In some embodiments or implementations, the contact layer can be gallium arsenide (GaAs) doped with silicon (Si). For example, in some embodiments or implementation in which a high-growth rate, as described above, is used to form the layers of the structure, a silicon dopant (as an n-dopant) can be used to bring the doping concentration to 5×1018 cm−3 or greater. For example, a precursor disilane can be introduced in a fast growth rate process to deposit the silicon dopant. In other embodiments or implementations, selenium (Se) or tellurium (Te) can be used as a dopant in the formation of the layers of structure.
- The contact layer can be formed at a thickness of about 10 nm or greater, such as about 50 nm. In some embodiments or implementations, the contact layer can be formed prior to an ELO process that separates the structure from the growth wafer. In some alternative embodiments or implementations, the contact layer can be formed at a later stage subsequent to such an ELO process. In the various examples of embodiments or implementations described herein, the contact layers used can include one or more of an n-metal alloy contact, a p-metal contact, an n-metal contact, a p-metal alloy contact, or other suitable contacts as described in U.S. patent application Ser. No. 12/939,050, entitled, “Metallic Contacts for Photovoltaic Devices and Low-Temperature Fabrication Processes Thereof,” filed on Nov. 3, 2010, and which is incorporated herein by reference. Other types, structures, and materials of metal contact layers can also be used with the various types of optoelectronic devices described in this disclosure.
- The multi-junction semiconductor structure or multi-junction optoelectronic device and the support layer can then lifted off (e.g., separated, removed) the substrate as shown at 112 in
FIG. 1 . - Embodiments or implementations of such multi-junction optoelectronic devices can also provide back reflectors, also known as reflective back contacts, which are metallic reflectors or metal-dielectric reflectors. These reflective back contacts can be deposited either before after the device is lifted off and can comprise one or more of silver, aluminum, gold, platinum, copper, nickel, or alloys thereof. The layer with the reflective back contacts can have a thickness within a range from about 0.01 μm to about 1 μm, preferably, from about 0.05 μm to about 0.5 μm, and more preferably, from about 0.1 μm to about 0.3 μm, for example, about 0.2 μm or about 0.1 μm (1,000 Å). The layer with the reflective back contacts can be deposited by a vapor deposition process, such as physical vapor deposition (PVD), sputtering, electron beam deposition (e-beam), ALD, CVD, PE-ALD, or PE-CVD, or by other deposition processes including inkjet printing, screen printing, evaporation, electroplating, electroless deposition (e-less), or combinations thereof. Aspects of the reflective back contacts are described in U.S. patent application Ser. No. 12/939,050. Other types, structures, and materials of metal contact layers can also be used with the various types of optoelectronic devices described in this disclosure.
-
FIG. 2 illustrates an example of an embodiment or implementation of a multi-junctionoptoelectronic device 200 with a p-n structure comprising Group IV semiconductor as a bottom junction and using GaAs as a substrate before the device is separated from the substrate according to the present disclosure. In an embodiment or implementation, the multi-junctionoptoelectronic device 200 is epitaxially grown as sunny side down with decreasing band gap from the first p-n junction of the first p-n structure to the last junction of the second p-n structure. For example, as illustrated inFIG. 2 , the multi-junctionoptoelectronic device 200 is epitaxially grown sunny side down with decreasing band gap from the firstp-n structure 208 to the secondp-n structure 206 where the firstp-n structure 208 comprises one or more p-n junctions further comprising Group III-V semiconductor material such as InGaP and GaAs, the secondp-n structure 206 comprises a p-n junction further comprising Group IV semiconductor material such as SiGe or SiGeSn. In an embodiment or implementation, the secondp-n structure 206 may include more than one p-n junction. A tunnel junction 204 is optionally provided between the firstp-n structure 208 and the secondp-n structure 206. Asacrificial layer 210, such as a layer made of AlGaAs or AlAs, can be disposed on theGaAs substrate 212 prior to deposition of the firstp-n structure 208. Thesacrificial layer 210 may be provided to enable liftoff of the multi-junction structure formed by the first p-n structure, the second p-n structure, and optionally the tunnel junction, using an epitaxial liftoff (ELO) process. -
FIG. 3 illustrates an example of an embodiment or implementation of a multi-junctionoptoelectronic device 300 with second p-n structure comprising Group IV semiconductor as a bottom junction and using GaAs as a substrate after the device is separated from the substrate according to the present disclosure. In an embodiment or implementation, the multi-junctionoptoelectronic device 300 is shown as sunny side up with increasing band gap from the secondp-n structure 302 to first p-n structure 306 where the first p-n structure 306 comprises one or more p-n junctions. - More generally, for the multi-junction
optoelectronic device 300 inFIG. 3 the first p-n structure 306 comprises a Group III-V semiconductor and the secondp-n structure 302 comprises a Group IV semiconductor such as SiGe, for example. The first p-n structure 306 can further comprise a first p-n junction and a second p-n junction. In a non-limiting example, the first p-n junction comprises an InGaP semiconductor material and the second p-n junction comprises a GaAs semiconductor material. Other examples may have the first p-n junction and the second p-n junction made of different Group III-V semiconductor than those in the example described above. Atunnel junction 304 is optionally provided between the first p-n structure 306 and the secondp-n structure 302. This results in an optoelectronic device where the secondp-n structure 302 comprises a Group IV semiconductor material, such as SiGe, for example, which forms the bottom cell or junction of the multi-junction structure of the multi-junctionoptoelectronic device 300, and where the bottom cell or junction is away from the incident light after the device is separated from the substrate. - In an embodiment or implementation, the first p-n structure 306 and/or the second
p-n structure 302 can comprise one or more p-n junctions grown in decreasing order of band gap (e.g., from largest energy gap to smallest energy gap) such that after the separation of the device from the substrate, the p-n junction away from the side of the device receiving the incident light has the smallest band gap and the p-n junction closest to the side of the device receiving the incident light has the largest band gap. -
FIG. 4 illustrates an example of an embodiment or implementation of an epitaxially grown triplejunction optoelectronic device 400 with SiGe or SiGeSn as a bottom junction and using GaAs as a substrate before the device is separated from the substrate according to the present disclosure. In an embodiment or implementation, the triplejunction optoelectronic device 400 is epitaxially grown on aGaAs wafer 412. AGaAs buffer layer 414 is deposited on theGaAs wafer 412 followed by AlAsrelease layer 410. AGaAs contact layer 416 is then deposited on the AlAsrelease layer 410 followed by afront window layer 418, for example, AlGaInP or AlInP. Atunnel junction 404′, comprising, for example, AlGaAs, GaAs, or InGaP, is grown on a first p-n junction 402 of a first p-n structure that follows thefront window layer 418, where the first p-n junction 402 includes an AlInGaP, InGaP, or AlGaAs absorber layer. Thetunnel junction 404′ may also be grown using a material or materials different from AlGaAs, GaAs, or InGaP. The first p-n structure also includes a secondp-n junction 406, such as GaAs absorber layer, over the first p-n structure and over thetunnel junction 404′ if present. A second p-n structure includes a firstp-n junction 408, which may be referred to as the third p-n junction of the triplejunction optoelectronic device 400, where the firstp-n junction 408 includes a SiGe or SiGeSn absorber layer. The firstp-n junction 408 of the second p-n structure may be coupled to the secondp-n junction 406 of the first p-n structure via atunnel junction 404″, if present. The first and second p-n junctions of the first p-n structure (e.g., p-n junctions 402 and 406) and the third p-n junction that is part of the second p-n structure (e.g., p-n junction 408) are grown sunny side down with decreasing band gap from the first p-n junction to the second p-n junction and from the second p-n junction to the third p-n junction, and are coupled bytunnel junctions 404′ and 404″. A support layer (not shown) can be deposited on the second p-n structure either before or after the device is separated from the substrate. -
FIG. 5 illustrates an example of an embodiment or implementation of a triple-junction optoelectronic device 500 with SiGe or SiGeSn as a bottom junction and using GaAs as a substrate and front metal contacts after the device is separated from the substrate according to an embodiment of the disclosure. The triplejunction optoelectronic device 500 as shown inFIG. 5 comprises an anti-reflection coating (ARC) 526,front metal contacts 524, acontact layer 516, afront window layer 518, for example, AlGaInP or AlInP. The triplejunction optoelectronic device 500 also includes a first p-n structure and a second p-n structure. The first p-n structure includes a firstp-n junction 502, for example, AlGaAs or InGaP, a secondp-n junction 506, for example, GaAs. The second p-n structure includes a thirdp-n junction 508, for example, SiGe or SiGeSn, where the thirdp-n junction 508 is the bottom cell away from the incident light, followed by a reflector layer or areflective back contact 520. The thirdp-n junction 508 may also be referred to as the first p-n junction of the second p-n structure. The firstp-n junction 502, the secondp-n junction 506, and the thirdp-n junction 508 can be electrically coupled by usingtunnel junctions 504′ and 504″ as shown inFIG. 5 , wherein the firstp-n junction 502, the secondp-n junction 506, and the thirdp-n junction 508 are voltage generating junctions of the triple-junction optoelectronic device 500, and thetunnel junctions 504′ and 504″ provide electrical coupling between the first, second and third p-n junctions and/or the rest of the device. - In an embodiment or implementation of the triple-
junction optoelectronic device 500, the bottom junction (e.g., the thirdp-n junction 508 of the second p-n structure) can comprise a Group IV semiconductor including at least one of SiGe, SiGeSn, SiSn, or GeSn. Similarly, the first p-n junction (e.g., the firstp-n junction 502 of the first p-n structure) can comprise a Group III-V semiconductor including at least one of AlInGaP, InGaP or AlGaAs. In addition, the secondp-n junction 506 of the first p-n structure can comprise a Group III-V semiconductor. Moreover, there may be a third p-n junction of the first p-n structure (not shown). Examples of a third p-n junction of a first p-n structure are described in more detailed below with respect toFIG. 7C . - Although the embodiments or implementations illustrated in the examples of
FIGS. 4 and 5 describe a triple junction optoelectronic device (e.g.,devices 400 and 500), one of ordinary skill in the art readily recognizes that one or more additional p-n structures and/or additional p-n junctions could be added to thedevices devices -
FIG. 6 illustrates another example of an embodiment or implementation of a multi-junctionoptoelectronic device 600 according to the present disclosure. The multi-junctionoptoelectronic device 600 includessemiconductor structures semiconductor structure 602 corresponds to a first p-n junction, thesemiconductor structure 606 corresponds to a second p-n junction, and thesemiconductor structure 608 corresponds to a third p-n junction, wheresemiconductor structures semiconductor structure 608 can be part of a second p-n structure. In an embodiment or implementation, thesemiconductor structures optoelectronic device 600 could be comprised of multiple p-n layers grown in series, for example. - In this embodiment or implementation, on a top side of the
semiconductor structure 602 are a plurality ofcontact members 628 a-628 n. Each of the top-side contact members 628 a-628 n comprise an optional antireflective coating (ARC) 626, a n-metal contact 624 underneath theoptional ARC 626, and a gallium arsenide (GaAs)contact 622 underneath the n-metal contact 624. On a back side of thesemiconductor structure 608 is a plurality of non-continuous contacts 640 a-640 n. Each of the non-continuous contacts 640 a-640 n includes anoptional contact layer 634 coupled to the back side of thesemiconductor structure 608, and a p-metal contact 636 underneath thecontact layer 634. Anoptional ARC layer 632 can also be present on the back side of the multi-junctionoptoelectronic device 600 as illustrated inFIG. 6 . There can also be atextured layer 630, between theARC 632 and thesemiconductor structure 608. - Similar to
FIG. 5 , the contact layers can contain Group III-V semiconductor materials, such as gallium arsenide (GaAs), depending on the desired composition of the final optoelectronic device. According to embodiments or implementations described herein, the contact layers can be heavily n-doped. In some embodiments or implementations, the doping concentration of the contact layers can be within a range greater than about 5×1018 cm−3, for example, from greater than about 5×1018 cm−3 to about 1×1019 cm−3. The high doping of the contact layers of the multi-junctionoptoelectronic device 600 allows an ohmic contact to be formed with a later-deposited metal layer without the need to perform annealing to form such an ohmic contact. - The multi-junction
optoelectronic device 600 includes three structures (e.g., three p-n structures), as described above. One of the structures has a higher band gap and is placed or positioned on the top of the multi-junctionoptoelectronic device 600, and another of the structures has a lower band gap and is placed or positioned on the bottom of the multi-junctionoptoelectronic device 600. - The
structure 602, which can be referred to as thep-n structure 602, has higher or larger bandgap than thestructure 608 and is comprised of a window layer 618 (for example, AlInP, AlGaInP, or AlGaAs), an n-type material (for example, AlInGaP, InGaP or AlGaAs), and a p-type material (for example, AlInGaP, InGaP or AlGaAs). Thestructure 602 can optionally include a back side window layer (for example, AlInP, AlGaInP, or AlGaAs). Thestructure 602 is electrically and optically connected to structure 606, which may be referred to asp-n structure 606, through atunnel junction structure 604′. Thetunnel junction structure 604′ is comprised of a highly p-type doped layer and a highly n-type doped layer, for example, GaAs, InGaP, or AlGaAs. - The
structure 608, which can be referred to as thep-n structure 608, has lower or smaller bandgap than thestructure 602 and comprises an n-type material (for example, SiGe), a p-type material (for example, SiGe). Thestructure 608 can optionally include a back side window layer, for example, AlInP, AlGaInP, or AlGaAs. In some embodiments or implementations, the back side window layer could correspond to thetextured layer 630. Thestructure 608 is electrically and optically connected to structure 606 through atunnel junction structure 604″. Thetunnel junction structure 604″ is comprised of a highly p-type doped layer and a highly n-type doped layer, for example, GaAs, InGaP or AlGaAs. - One of ordinary skill in the art readily recognizes that a variety of materials listed could differ from the examples listed herein. Furthermore, the p-n junctions formed in
structures 602 and/or 608 could be homojunctions or heterojunctions, that is, both the n-layer and p-layer could be made of the same material (e.g., homojunction), or could be made of different materials (e.g., heterojunction), and that would be in accordance with the present disclosure. Also the doping of the materials in a p-n structure or p-n junction could be inverted. For example, the p-type material could be placed at the top of the structure or junction, facing the sun, and the n-type material could be placed at the bottom of the structure or junction. One or more additional p-n structures could be added to the multi-junctionoptoelectronic device 600 as illustrated by thestructure 606, which may be referred to as thep-n structure 606. Thestructure 606 could be possibly coupled to the rest of the device through a tunnel junction layer or layers. - In connection with one or more of
FIGS. 1-6 described above, various embodiments or implementations of multi-junction optoelectronic devices can be formed based on the various structures illustrated inFIGS. 7A-7C . In one example, as shown inFIG. 7A , a multi-junctionoptoelectronic device 700 can include a firstp-n junction 710 made of Group III-V semiconductor materials and a second p-junction 715 made of Group IV semiconductor materials. In one aspect, the firstp-n junction 710 can be a GaAs p-n junction and the secondp-n junction 715 can be a SiGe p-n junction such that the multi-junctionoptoelectronic device 700 has GaAs on SiGe. In another aspect, the firstp-n junction 710 can be a GaAs p-n junction and the secondp-n junction 715 can be a SiGeSn p-n junction such that the multi-junctionoptoelectronic device 700 has GaAs on SiGeSn. Moreover, the firstp-n junction 710 can be part of a first p-n structure and the secondp-n junction 715 can be part of a second p-n structure. - In another example, as shown in
FIG. 7B , a multi-junctionoptoelectronic device 720 can include a firstp-n junction 730 and a secondp-n junction 735 made of Group III-V semiconductor materials and a third p-junction 740 made of Group IV semiconductor materials. In one aspect, the firstp-n junction 730 can be an InGaP p-n junction, the secondp-n junction 735 can be a GaAs p-n junction, and the thirdp-n junction 740 can be a SiGe p-n junction such that the multi-junctionoptoelectronic device 720 has InGaP/GaAs on SiGe. In another aspect, the firstp-n junction 730 can be an AlGaAs p-n junction, the secondp-n junction 735 can be a GaAs p-n junction, and the thirdp-n junction 740 can be a SiGe p-n junction such that the multi-junctionoptoelectronic device 720 has AlGaAs/GaAs on SiGe. In yet another aspect, the firstp-n junction 730 can be an InGaP p-n junction, the secondp-n junction 735 can be a GaAs p-n junction, and the thirdp-n junction 740 can be a SiGeSn p-n junction such that the multi-junctionoptoelectronic device 720 has InGaP/GaAs on SiGeSn. In yet another aspect, the firstp-n junction 730 can be an AlGaAs p-n junction, the secondp-n junction 735 can be a GaAs p-n junction, and the thirdp-n junction 740 can be a SiGeSn p-n junction such that the multi-junctionoptoelectronic device 720 has AlGaAs/GaAs on SiGeSn. Moreover, the firstp-n junction 730 and the secondp-n junction 735 can be part of a first p-n structure and the thirdp-n junction 740 can be part of a second p-n structure. - In another example, as shown in
FIG. 7C , a multi-junctionoptoelectronic device 750 can include a firstp-n junction 760, a secondp-n junction 765, and a thirdp-n junction 770 made of Group III-V semiconductor materials and a fourth p-junction 780 made of Group IV semiconductor materials. In one aspect, the firstp-n junction 760 can be an AlInGaP p-n junction, the secondp-n junction 765 can be an InGaAsP p-n junction, the thirdp-n junction 770 can be a GaAs p-n junction, and the fourthp-n junction 780 can be a SiGe p-n junction such that the multi-junctionoptoelectronic device 750 has AlInGaP/InGaAsP/GaAs on SiGe. In another aspect, the firstp-n junction 760 can be an AlInGaP p-n junction, the second p-n junction can be an AlGaAs p-n junction, the thirdp-n junction 770 can be a GaAs p-n junction, and the fourthp-n junction 780 can be a SiGe p-n junction such that the multi-junctionoptoelectronic device 750 has AlInGaP/AlGaAs/GaAs on SiGe. In yet another aspect, the firstp-n junction 760 can be an AlInGaP p-n junction, the secondp-n junction 765 can be an InGaAsP p-n junction, the thirdp-n junction 770 can be a GaAs p-n junction, and the fourthp-n junction 780 can be a SiGeSn p-n junction such that the multi-junctionoptoelectronic device 750 has AlInGaP/InGaAsP/GaAs on SiGeSn. In yet another aspect, the firstp-n junction 760 can be an AlInGaP p-n junction, the secondp-n junction 765 can be an AlGaAs p-n junction, the thirdp-n junction 770 can be a GaAs p-n junction, and the fourthp-n junction 780 can be a SiGeSn p-n junctions such that the multi-junctionoptoelectronic device 750 has AlInGaP/AlGaAs/GaAs on SiGeSn. Moreover, the firstp-n junction 760, the secondp-n junction 765, and the thirdp-n junction 770 can be part of a first p-n structure and the fourthp-n junction 780 can be part of a second p-n structure. - While the foregoing is directed to example embodiments or implementation of various aspects of the disclosure, other and further embodiments or implementation of various aspects of the disclosure can be devised without departing from the basic scope thereof, and the scope thereof is determined by the claims that follow. Accordingly, the figures are intended to be illustrative rather than definitive or limiting. In particular many design elements could change, including but not limited to: the optoelectronic device could include junctions that are p-on-n rather than n-on-p, a structure in the optoelectronic device could include two or more junctions, the optoelectronic device could include a junction that is a homojunction, the tunnel junctions could be made of AlGaAs, GaAs or InGaP or other material, other layers within the optoelectronic device, or within a structure of the optoelectronic device, could be exchanged with different materials, e.g., AlGaAs or AlGaInP instead of AlInP, etc., and the reflector of the optoelectronic device could be made purely of a metal or metal alloy, as well as a dielectric and a metal or metal alloy.
- Although the present disclosure has been described in accordance with the embodiments or implementations shown, one of ordinary skill in the art will readily recognize that there could be variations to the embodiments or implementations, and those variations would be in accordance with the present disclosure. Accordingly, many modifications can be made by one of ordinary skill in the art without departing from the scope of the appended claims.
Claims (35)
Priority Applications (7)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/417,105 US20170141256A1 (en) | 2009-10-23 | 2017-01-26 | Multi-junction optoelectronic device with group iv semiconductor as a bottom junction |
PCT/US2017/015387 WO2017132534A1 (en) | 2016-01-29 | 2017-01-27 | Multi-junction optoelectronic device with group iv semiconductor as a bottom junction |
CN201780008978.4A CN108604620A (en) | 2016-01-29 | 2017-01-27 | The more knot opto-electronic devices tied as bottom with IV races semiconductor |
JP2018537648A JP2019506742A (en) | 2016-01-29 | 2017-01-27 | Multijunction optoelectronic device having group IV semiconductor as bottom junction |
EP17703637.3A EP3408871A1 (en) | 2016-01-29 | 2017-01-27 | Multi-junction optoelectronic device with group iv semiconductor as a bottom junction |
KR1020187024392A KR20180107174A (en) | 2016-01-29 | 2017-01-27 | Multi-junction optoelectronic devices with IV junction semiconductors in bottom junction |
US15/957,446 US11271133B2 (en) | 2009-10-23 | 2018-04-19 | Multi-junction optoelectronic device with group IV semiconductor as a bottom junction |
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/605,108 US8937244B2 (en) | 2008-10-23 | 2009-10-23 | Photovoltaic device |
US12/939,077 US20120104460A1 (en) | 2010-11-03 | 2010-11-03 | Optoelectronic devices including heterojunction |
US13/705,064 US9768329B1 (en) | 2009-10-23 | 2012-12-04 | Multi-junction optoelectronic device |
US201662289070P | 2016-01-29 | 2016-01-29 | |
US15/417,105 US20170141256A1 (en) | 2009-10-23 | 2017-01-26 | Multi-junction optoelectronic device with group iv semiconductor as a bottom junction |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/705,064 Continuation-In-Part US9768329B1 (en) | 2009-10-23 | 2012-12-04 | Multi-junction optoelectronic device |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/957,446 Division US11271133B2 (en) | 2009-10-23 | 2018-04-19 | Multi-junction optoelectronic device with group IV semiconductor as a bottom junction |
Publications (1)
Publication Number | Publication Date |
---|---|
US20170141256A1 true US20170141256A1 (en) | 2017-05-18 |
Family
ID=58690781
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/417,105 Abandoned US20170141256A1 (en) | 2009-10-23 | 2017-01-26 | Multi-junction optoelectronic device with group iv semiconductor as a bottom junction |
US15/957,446 Active US11271133B2 (en) | 2009-10-23 | 2018-04-19 | Multi-junction optoelectronic device with group IV semiconductor as a bottom junction |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/957,446 Active US11271133B2 (en) | 2009-10-23 | 2018-04-19 | Multi-junction optoelectronic device with group IV semiconductor as a bottom junction |
Country Status (1)
Country | Link |
---|---|
US (2) | US20170141256A1 (en) |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10008628B2 (en) | 2012-01-19 | 2018-06-26 | Alta Devices, Inc. | Thin-film semiconductor optoelectronic device with textured front and/or back surface prepared from template layer and etching |
US20190108964A1 (en) * | 2017-10-10 | 2019-04-11 | Kla-Tencor Corporation | Photocathode designs and methods of generating an electron beam using a photocathode |
US10615304B2 (en) | 2010-10-13 | 2020-04-07 | Alta Devices, Inc. | Optoelectronic device with dielectric layer and method of manufacture |
US10749077B2 (en) * | 2010-02-09 | 2020-08-18 | Epistar Corporation | Optoelectronic device and the manufacturing method thereof |
WO2020205252A1 (en) * | 2019-03-29 | 2020-10-08 | Alta Devices, Inc. | Front metal contact stack |
US11038080B2 (en) | 2012-01-19 | 2021-06-15 | Utica Leaseco, Llc | Thin-film semiconductor optoelectronic device with textured front and/or back surface prepared from etching |
US11107942B2 (en) * | 2019-04-30 | 2021-08-31 | Utica Leaseco, Llc | Sputtered then evaporated back metal process for increased throughput |
US11271128B2 (en) | 2009-10-23 | 2022-03-08 | Utica Leaseco, Llc | Multi-junction optoelectronic device |
WO2022073863A3 (en) * | 2020-10-06 | 2022-08-18 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e. V. | Multiple solar cell and use of a multiple solar cell |
US11764326B2 (en) * | 2020-08-28 | 2023-09-19 | Alliance For Sustainable Energy, Llc | Metamorphic two-junction photovoltaic devices with removable graded buffers |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20160013350A1 (en) * | 2012-09-14 | 2016-01-14 | The Boeing Company | GROUP-IV SOLAR CELL STRUCTURE USING GROUP-IV or III-V HETEROSTRUCTURES |
Family Cites Families (174)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3615853A (en) | 1970-01-28 | 1971-10-26 | Nasa | Solar cell panels with light-transmitting plate |
US3838359A (en) | 1973-11-23 | 1974-09-24 | Bell Telephone Labor Inc | Gain asymmetry in heterostructure junction lasers operating in a fundamental transverse mode |
JPS5758075B2 (en) | 1974-10-19 | 1982-12-08 | Sony Corp | |
US4017332A (en) | 1975-02-27 | 1977-04-12 | Varian Associates | Solar cells employing stacked opposite conductivity layers |
US3990101A (en) | 1975-10-20 | 1976-11-02 | Rca Corporation | Solar cell device having two heterojunctions |
US4107723A (en) | 1977-05-02 | 1978-08-15 | Hughes Aircraft Company | High bandgap window layer for GaAs solar cells and fabrication process therefor |
US4094704A (en) | 1977-05-11 | 1978-06-13 | Milnes Arthur G | Dual electrically insulated solar cells |
FR2404307A1 (en) | 1977-09-27 | 1979-04-20 | Centre Nat Etd Spatiales | DOUBLE HETEROJUNCTION SOLAR CELLS AND MOUNTING DEVICE |
US4197141A (en) | 1978-01-31 | 1980-04-08 | Massachusetts Institute Of Technology | Method for passivating imperfections in semiconductor materials |
US4410758A (en) | 1979-03-29 | 1983-10-18 | Solar Voltaic, Inc. | Photovoltaic products and processes |
US4295002A (en) | 1980-06-23 | 1981-10-13 | International Business Machines Corporation | Heterojunction V-groove multijunction solar cell |
US4444992A (en) | 1980-11-12 | 1984-04-24 | Massachusetts Institute Of Technology | Photovoltaic-thermal collectors |
US4338480A (en) | 1980-12-29 | 1982-07-06 | Varian Associates, Inc. | Stacked multijunction photovoltaic converters |
US4400221A (en) | 1981-07-08 | 1983-08-23 | The United States Of America As Represented By The Secretary Of The Air Force | Fabrication of gallium arsenide-germanium heteroface junction device |
US4385198A (en) | 1981-07-08 | 1983-05-24 | The United States Of America As Represented By The Secretary Of The Air Force | Gallium arsenide-germanium heteroface junction device |
US4571448A (en) | 1981-11-16 | 1986-02-18 | University Of Delaware | Thin film photovoltaic solar cell and method of making the same |
US4419533A (en) | 1982-03-03 | 1983-12-06 | Energy Conversion Devices, Inc. | Photovoltaic device having incident radiation directing means for total internal reflection |
US4479027A (en) | 1982-09-24 | 1984-10-23 | Todorof William J | Multi-layer thin-film, flexible silicon alloy photovoltaic cell |
US4497974A (en) | 1982-11-22 | 1985-02-05 | Exxon Research & Engineering Co. | Realization of a thin film solar cell with a detached reflector |
JPS59147469A (en) | 1983-02-14 | 1984-08-23 | Hitachi Ltd | Amorphous silicon solar cell |
US4582952A (en) | 1984-04-30 | 1986-04-15 | Astrosystems, Inc. | Gallium arsenide phosphide top solar cell |
US4633030A (en) | 1985-08-05 | 1986-12-30 | Holobeam, Inc. | Photovoltaic cells on lattice-mismatched crystal substrates |
US4667059A (en) | 1985-10-22 | 1987-05-19 | The United States Of America As Represented By The United States Department Of Energy | Current and lattice matched tandem solar cell |
JPS63160384A (en) | 1986-12-24 | 1988-07-04 | Mitsubishi Electric Corp | Manufacture of gaas solar cell |
JPS63211775A (en) | 1987-02-27 | 1988-09-02 | Mitsubishi Electric Corp | Compound semiconductor solar cell |
JP2732524B2 (en) | 1987-07-08 | 1998-03-30 | 株式会社日立製作所 | Photoelectric conversion device |
US5116427A (en) | 1987-08-20 | 1992-05-26 | Kopin Corporation | High temperature photovoltaic cell |
US4773945A (en) | 1987-09-14 | 1988-09-27 | Ga Technologies, Inc. | Solar cell with low infra-red absorption and method of manufacture |
US4889656A (en) | 1987-10-30 | 1989-12-26 | Minnesota Mining And Manufacturing Company | Perfluoro(cycloaliphatic methyleneoxyalkylene) carbonyl fluorides and derivatives thereof |
US4989059A (en) | 1988-05-13 | 1991-01-29 | Mobil Solar Energy Corporation | Solar cell with trench through pn junction |
JPH02135786A (en) | 1988-11-16 | 1990-05-24 | Mitsubishi Electric Corp | Solar battery cell |
US5103268A (en) | 1989-03-30 | 1992-04-07 | Siemens Solar Industries, L.P. | Semiconductor device with interfacial electrode layer |
US5217539A (en) | 1991-09-05 | 1993-06-08 | The Boeing Company | III-V solar cells and doping processes |
US5101260A (en) | 1989-05-01 | 1992-03-31 | Energy Conversion Devices, Inc. | Multilayer light scattering photovoltaic back reflector and method of making same |
US5136351A (en) | 1990-03-30 | 1992-08-04 | Sharp Kabushiki Kaisha | Photovoltaic device with porous metal layer |
JP2722761B2 (en) | 1990-04-02 | 1998-03-09 | 日立電線株式会社 | GaAs solar cell |
US5223043A (en) | 1991-02-11 | 1993-06-29 | The United States Of America As Represented By The United States Department Of Energy | Current-matched high-efficiency, multijunction monolithic solar cells |
JP3285368B2 (en) | 1991-04-08 | 2002-05-27 | 有恒薬品工業株式会社 | Pest control agent |
US5385960A (en) | 1991-12-03 | 1995-01-31 | Rohm And Haas Company | Process for controlling adsorption of polymeric latex on titanium dioxide |
US5356488A (en) | 1991-12-27 | 1994-10-18 | Rudolf Hezel | Solar cell and method for its manufacture |
US5231931A (en) | 1992-01-23 | 1993-08-03 | J. Muller International | Rapid transit viaduct system |
US5230746A (en) | 1992-03-03 | 1993-07-27 | Amoco Corporation | Photovoltaic device having enhanced rear reflecting contact |
US5465009A (en) | 1992-04-08 | 1995-11-07 | Georgia Tech Research Corporation | Processes and apparatus for lift-off and bonding of materials and devices |
US5330585A (en) | 1992-10-30 | 1994-07-19 | Spectrolab, Inc. | Gallium arsenide/aluminum gallium arsenide photocell including environmentally sealed ohmic contact grid interface and method of fabricating the cell |
US5342453A (en) | 1992-11-13 | 1994-08-30 | Midwest Research Institute | Heterojunction solar cell |
US5316593A (en) | 1992-11-16 | 1994-05-31 | Midwest Research Institute | Heterojunction solar cell with passivated emitter surface |
EP0617303A1 (en) | 1993-03-19 | 1994-09-28 | Akzo Nobel N.V. | A method of integrating a semiconductor component with a polymeric optical waveguide component, and an electro-optical device comprising an integrated structure so attainable |
US5376185A (en) | 1993-05-12 | 1994-12-27 | Midwest Research Institute | Single-junction solar cells with the optimum band gap for terrestrial concentrator applications |
US5468652A (en) | 1993-07-14 | 1995-11-21 | Sandia Corporation | Method of making a back contacted solar cell |
JP3646940B2 (en) | 1994-11-01 | 2005-05-11 | 松下電器産業株式会社 | Solar cell |
JPH09213206A (en) | 1996-02-06 | 1997-08-15 | Hamamatsu Photonics Kk | Transmission type photoelectric surface, manufacture thereof and photoelectric transfer tube using the transmission type photoelectric surface |
US6166218A (en) | 1996-11-07 | 2000-12-26 | Ciba Specialty Chemicals Corporation | Benzotriazole UV absorbers having enhanced durability |
DE69828936T2 (en) | 1997-10-27 | 2006-04-13 | Sharp K.K. | Photoelectric converter and its manufacturing method |
US6231931B1 (en) | 1998-03-02 | 2001-05-15 | John S. Blazey | Method of coating a substrate with a structural polymer overlay |
US6166318A (en) | 1998-03-03 | 2000-12-26 | Interface Studies, Inc. | Single absorber layer radiated energy conversion device |
US6278054B1 (en) | 1998-05-28 | 2001-08-21 | Tecstar Power Systems, Inc. | Solar cell having an integral monolithically grown bypass diode |
US6103970A (en) | 1998-08-20 | 2000-08-15 | Tecstar Power Systems, Inc. | Solar cell having a front-mounted bypass diode |
US6229084B1 (en) | 1998-09-28 | 2001-05-08 | Sharp Kabushiki Kaisha | Space solar cell |
US6150603A (en) | 1999-04-23 | 2000-11-21 | Hughes Electronics Corporation | Bilayer passivation structure for photovoltaic cells |
JP3619053B2 (en) | 1999-05-21 | 2005-02-09 | キヤノン株式会社 | Method for manufacturing photoelectric conversion device |
US6452091B1 (en) | 1999-07-14 | 2002-09-17 | Canon Kabushiki Kaisha | Method of producing thin-film single-crystal device, solar cell module and method of producing the same |
JP2001127326A (en) | 1999-08-13 | 2001-05-11 | Oki Electric Ind Co Ltd | Semiconductor substrate, method of manufacturing the same, solar cell using the same and manufacturing method thereof |
US6858462B2 (en) | 2000-04-11 | 2005-02-22 | Gratings, Inc. | Enhanced light absorption of solar cells and photodetectors by diffraction |
US6368929B1 (en) | 2000-08-17 | 2002-04-09 | Motorola, Inc. | Method of manufacturing a semiconductor component and semiconductor component thereof |
WO2002065553A1 (en) | 2001-02-09 | 2002-08-22 | Midwest Research Institute | Isoelectronic co-doping |
US20030070707A1 (en) | 2001-10-12 | 2003-04-17 | King Richard Roland | Wide-bandgap, lattice-mismatched window layer for a solar energy conversion device |
US6864414B2 (en) | 2001-10-24 | 2005-03-08 | Emcore Corporation | Apparatus and method for integral bypass diode in solar cells |
AU2002252110A1 (en) | 2002-02-27 | 2003-09-09 | Midwest Research Institute | Monolithic photovoltaic energy conversion device |
US8067687B2 (en) | 2002-05-21 | 2011-11-29 | Alliance For Sustainable Energy, Llc | High-efficiency, monolithic, multi-bandgap, tandem photovoltaic energy converters |
TW538481B (en) | 2002-06-04 | 2003-06-21 | Univ Nat Cheng Kung | InGaP/AlGaAs/GaAs hetero-junction bipolar transistor with zero conduction band discontinuity |
US20060162767A1 (en) | 2002-08-16 | 2006-07-27 | Angelo Mascarenhas | Multi-junction, monolithic solar cell with active silicon substrate |
AU2003297649A1 (en) * | 2002-12-05 | 2004-06-30 | Blue Photonics, Inc. | High efficiency, monolithic multijunction solar cells containing lattice-mismatched materials and methods of forming same |
JP2004193350A (en) | 2002-12-11 | 2004-07-08 | Sharp Corp | Solar battery cell and its manufacturing method |
US7812249B2 (en) | 2003-04-14 | 2010-10-12 | The Boeing Company | Multijunction photovoltaic cell grown on high-miscut-angle substrate |
US8664525B2 (en) | 2003-05-07 | 2014-03-04 | Imec | Germanium solar cell and method for the production thereof |
US7038250B2 (en) | 2003-05-28 | 2006-05-02 | Kabushiki Kaisha Toshiba | Semiconductor device suited for a high frequency amplifier |
US7659475B2 (en) | 2003-06-20 | 2010-02-09 | Imec | Method for backside surface passivation of solar cells and solar cells with such passivation |
TWI261934B (en) | 2003-09-09 | 2006-09-11 | Asahi Kasei Emd Corp | Infrared sensing IC, infrared sensor and method for producing the same |
US8957300B2 (en) | 2004-02-20 | 2015-02-17 | Sharp Kabushiki Kaisha | Substrate for photoelectric conversion device, photoelectric conversion device, and stacked photoelectric conversion device |
JP2008506249A (en) | 2004-07-07 | 2008-02-28 | サン−ゴバン グラス フランス | Solar cell and solar module |
US7566948B2 (en) | 2004-10-20 | 2009-07-28 | Kopin Corporation | Bipolar transistor with enhanced base transport |
JP4959127B2 (en) | 2004-10-29 | 2012-06-20 | 三菱重工業株式会社 | Photoelectric conversion device and substrate for photoelectric conversion device |
US10374120B2 (en) * | 2005-02-18 | 2019-08-06 | Koninklijke Philips N.V. | High efficiency solar cells utilizing wafer bonding and layer transfer to integrate non-lattice matched materials |
US7375378B2 (en) | 2005-05-12 | 2008-05-20 | General Electric Company | Surface passivated photovoltaic devices |
US20070054474A1 (en) * | 2005-08-23 | 2007-03-08 | Tracy Clarence J | Crack-free III-V epitaxy on germanium on insulator (GOI) substrates |
US11211510B2 (en) | 2005-12-13 | 2021-12-28 | The Boeing Company | Multijunction solar cell with bonded transparent conductive interlayer |
KR20070063731A (en) | 2005-12-15 | 2007-06-20 | 엘지전자 주식회사 | Method of fabricating substrate with nano pattern and light emitting device using the substrate |
US10069026B2 (en) | 2005-12-19 | 2018-09-04 | The Boeing Company | Reduced band gap absorber for solar cells |
US7863157B2 (en) | 2006-03-17 | 2011-01-04 | Silicon Genesis Corporation | Method and structure for fabricating solar cells using a layer transfer process |
US20070277874A1 (en) | 2006-05-31 | 2007-12-06 | David Francis Dawson-Elli | Thin film photovoltaic structure |
US20100047959A1 (en) | 2006-08-07 | 2010-02-25 | Emcore Solar Power, Inc. | Epitaxial Lift Off on Film Mounted Inverted Metamorphic Multijunction Solar Cells |
US8937243B2 (en) | 2006-10-09 | 2015-01-20 | Solexel, Inc. | Structures and methods for high-efficiency pyramidal three-dimensional solar cells |
JP4986138B2 (en) | 2006-11-15 | 2012-07-25 | 独立行政法人産業技術総合研究所 | Method for manufacturing mold for optical element having antireflection structure |
US20080128020A1 (en) | 2006-11-30 | 2008-06-05 | First Solar, Inc. | Photovoltaic devices including a metal stack |
US20080245409A1 (en) | 2006-12-27 | 2008-10-09 | Emcore Corporation | Inverted Metamorphic Solar Cell Mounted on Flexible Film |
JP2008181965A (en) | 2007-01-23 | 2008-08-07 | Sharp Corp | Laminated optoelectric converter and its fabrication process |
KR101484737B1 (en) | 2007-02-15 | 2015-01-22 | 메사추세츠 인스티튜트 오브 테크놀로지 | Solar cells with textured surfaces |
US20100006143A1 (en) | 2007-04-26 | 2010-01-14 | Welser Roger E | Solar Cell Devices |
EP1993143A1 (en) | 2007-05-14 | 2008-11-19 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. | Semiconductor component, method for its production and application |
US8852467B2 (en) | 2007-05-31 | 2014-10-07 | Nthdegree Technologies Worldwide Inc | Method of manufacturing a printable composition of a liquid or gel suspension of diodes |
US7875945B2 (en) | 2007-06-12 | 2011-01-25 | Guardian Industries Corp. | Rear electrode structure for use in photovoltaic device such as CIGS/CIS photovoltaic device and method of making same |
GB0719554D0 (en) | 2007-10-05 | 2007-11-14 | Univ Glasgow | semiconductor optoelectronic devices and methods for making semiconductor optoelectronic devices |
US20120125256A1 (en) | 2007-10-06 | 2012-05-24 | Solexel, Inc. | Apparatus and method for repeatedly fabricating thin film semiconductor substrates using a template |
US8198528B2 (en) | 2007-12-14 | 2012-06-12 | Sunpower Corporation | Anti-reflective coating with high optical absorption layer for backside contact solar cells |
DE112009000924T9 (en) | 2008-04-17 | 2012-05-16 | Mitsubishi Electric Corp. | A surface roughening method for a substrate and a method of manufacturing a photovoltaic device |
US8193609B2 (en) | 2008-05-15 | 2012-06-05 | Triquint Semiconductor, Inc. | Heterojunction bipolar transistor device with electrostatic discharge ruggedness |
US20090288703A1 (en) | 2008-05-20 | 2009-11-26 | Emcore Corporation | Wide Band Gap Window Layers In Inverted Metamorphic Multijunction Solar Cells |
JP5520290B2 (en) | 2008-06-11 | 2014-06-11 | インテバック・インコーポレイテッド | Semiconductor device and solar cell manufacturing method |
WO2010009297A2 (en) | 2008-07-16 | 2010-01-21 | Applied Materials, Inc. | Hybrid heterojunction solar cell fabrication using a doping layer mask |
EP2327106A4 (en) | 2008-09-16 | 2015-09-30 | Lg Electronics Inc | Solar cell and texturing method thereof |
US20100089443A1 (en) | 2008-09-24 | 2010-04-15 | Massachusetts Institute Of Technology | Photon processing with nanopatterned materials |
US8866005B2 (en) | 2008-10-17 | 2014-10-21 | Kopin Corporation | InGaP heterojunction barrier solar cells |
US8460965B2 (en) | 2008-10-17 | 2013-06-11 | Ulvac, Inc. | Manufacturing method for solar cell |
CN102257628A (en) | 2008-10-23 | 2011-11-23 | 奥塔装置公司 | Integration of a photovoltaic device |
US20120104460A1 (en) | 2010-11-03 | 2012-05-03 | Alta Devices, Inc. | Optoelectronic devices including heterojunction |
TW201029196A (en) | 2008-10-23 | 2010-08-01 | Alta Devices Inc | Thin absorber layer of a photovoltaic device |
EP2351097A2 (en) | 2008-10-23 | 2011-08-03 | Alta Devices, Inc. | Photovoltaic device |
CN102257636A (en) | 2008-10-23 | 2011-11-23 | 奥塔装置公司 | Photovoltaic device with back side contacts |
US8686284B2 (en) | 2008-10-23 | 2014-04-01 | Alta Devices, Inc. | Photovoltaic device with increased light trapping |
US20130288418A1 (en) | 2008-11-13 | 2013-10-31 | Solexel, Inc. | Method for fabricating a three-dimensional thin-film semiconductor substrate from a template |
WO2010062991A1 (en) | 2008-11-26 | 2010-06-03 | Microlink Devices, Inc. | Solar cell with a backside via to contact the emitter layer |
US8308871B2 (en) | 2008-11-26 | 2012-11-13 | L'air Liquide Societe Anonyme Pour L'etude Et L'exploitation Des Procedes Georges Claude | Thermal cleaning gas production and supply system |
US20100132774A1 (en) | 2008-12-11 | 2010-06-03 | Applied Materials, Inc. | Thin Film Silicon Solar Cell Device With Amorphous Window Layer |
US9059422B2 (en) | 2009-02-03 | 2015-06-16 | Kaneka Corporation | Substrate with transparent conductive film and thin film photoelectric conversion device |
GB2501432B (en) | 2009-02-19 | 2013-12-04 | Iqe Silicon Compounds Ltd | Photovoltaic cell |
DE102009011306A1 (en) | 2009-03-02 | 2010-09-16 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. | Both sides contacted solar cells and processes for their preparation |
US8664515B2 (en) | 2009-03-16 | 2014-03-04 | National Cheng Kung University | Solar concentrator |
US20120090672A1 (en) * | 2009-03-20 | 2012-04-19 | Translucent, Inc. | REO-Ge Multi-Junction Solar Cell |
WO2010118529A1 (en) * | 2009-04-17 | 2010-10-21 | Arise Technologies Corporation | Base structure for iii-v semiconductor devices on group iv substrates and method of fabrication thereof |
US20100270653A1 (en) | 2009-04-24 | 2010-10-28 | Christopher Leitz | Crystalline thin-film photovoltaic structures and methods for forming the same |
US9099584B2 (en) | 2009-04-24 | 2015-08-04 | Solexel, Inc. | Integrated three-dimensional and planar metallization structure for thin film solar cells |
US20100294349A1 (en) | 2009-05-20 | 2010-11-25 | Uma Srinivasan | Back contact solar cells with effective and efficient designs and corresponding patterning processes |
US8703521B2 (en) * | 2009-06-09 | 2014-04-22 | International Business Machines Corporation | Multijunction photovoltaic cell fabrication |
DE102009042018A1 (en) | 2009-09-21 | 2011-03-24 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. | solar cell |
US9691921B2 (en) | 2009-10-14 | 2017-06-27 | Alta Devices, Inc. | Textured metallic back reflector |
CN102044593A (en) | 2009-10-19 | 2011-05-04 | 杜邦太阳能有限公司 | Process of manufacturing TCO substrate with light trapping feature and device thereof |
US9502594B2 (en) | 2012-01-19 | 2016-11-22 | Alta Devices, Inc. | Thin-film semiconductor optoelectronic device with textured front and/or back surface prepared from template layer and etching |
US9768329B1 (en) | 2009-10-23 | 2017-09-19 | Alta Devices, Inc. | Multi-junction optoelectronic device |
US9136422B1 (en) | 2012-01-19 | 2015-09-15 | Alta Devices, Inc. | Texturing a layer in an optoelectronic device for improved angle randomization of light |
US20160155881A1 (en) | 2009-10-23 | 2016-06-02 | Alta Devices, Inc. | Thin film iii-v optoelectronic device optimized for non-solar illumination sources |
US20150380576A1 (en) * | 2010-10-13 | 2015-12-31 | Alta Devices, Inc. | Optoelectronic device with dielectric layer and method of manufacture |
US20130270589A1 (en) | 2012-04-13 | 2013-10-17 | Alta Devices, Inc. | Optoelectronic device with non-continuous back contacts |
EP2341558B1 (en) | 2009-12-30 | 2019-04-24 | IMEC vzw | Method of manufacturing a semiconductor device |
DE102010020994B4 (en) | 2010-01-27 | 2022-01-27 | Interpane Entwicklungs-Und Beratungsgesellschaft Mbh | Method of making a coated article using texture etching |
US8604332B2 (en) | 2010-03-04 | 2013-12-10 | Guardian Industries Corp. | Electronic devices including transparent conductive coatings including carbon nanotubes and nanowire composites, and methods of making the same |
US8999857B2 (en) | 2010-04-02 | 2015-04-07 | The Board Of Trustees Of The Leland Stanford Junior University | Method for forming a nano-textured substrate |
TW201138130A (en) * | 2010-04-23 | 2011-11-01 | Solapoint Corp | Multi-junction solar cell strucrure |
US20120024336A1 (en) | 2010-07-27 | 2012-02-02 | Jeong-Mo Hwang | Charge control of solar cell passivation layers |
EP2601688B1 (en) | 2010-08-07 | 2020-01-22 | Tpk Holding Co., Ltd | Device components with surface-embedded additives and related manufacturing methods |
US8642883B2 (en) | 2010-08-09 | 2014-02-04 | The Boeing Company | Heterojunction solar cell |
NL2005261C2 (en) | 2010-08-24 | 2012-02-27 | Solland Solar Cells B V | Back contacted photovoltaic cell with an improved shunt resistance. |
US9178105B2 (en) | 2010-09-21 | 2015-11-03 | Amberwave Inc. | Flexible monocrystalline thin silicon cell |
US20120104411A1 (en) | 2010-10-29 | 2012-05-03 | The Regents Of The University Of California | Textured iii-v semiconductor |
JP5158291B2 (en) | 2011-03-24 | 2013-03-06 | パナソニック株式会社 | Method for generating power using solar cells |
US20120305059A1 (en) | 2011-06-06 | 2012-12-06 | Alta Devices, Inc. | Photon recycling in an optoelectronic device |
US9337366B2 (en) | 2011-07-26 | 2016-05-10 | Micron Technology, Inc. | Textured optoelectronic devices and associated methods of manufacture |
US20130025654A1 (en) | 2011-07-29 | 2013-01-31 | International Business Machines Corporation | Multi-junction photovoltaic device and fabrication method |
US20130048061A1 (en) | 2011-08-24 | 2013-02-28 | International Business Machines Corporation | Monolithic multi-junction photovoltaic cell and method |
EP2745328A1 (en) * | 2011-08-29 | 2014-06-25 | IQE Plc. | Photovoltaic device |
US20120160296A1 (en) | 2011-09-30 | 2012-06-28 | Olivier Laparra | Textured photovoltaic cells and methods |
KR20130049024A (en) | 2011-11-03 | 2013-05-13 | 삼성에스디아이 주식회사 | Solar cell |
US11038080B2 (en) | 2012-01-19 | 2021-06-15 | Utica Leaseco, Llc | Thin-film semiconductor optoelectronic device with textured front and/or back surface prepared from etching |
US20130337601A1 (en) | 2012-02-29 | 2013-12-19 | Solexel, Inc. | Structures and methods for high efficiency compound semiconductor solar cells |
US11646388B2 (en) | 2012-09-14 | 2023-05-09 | The Boeing Company | Group-IV solar cell structure using group-IV or III-V heterostructures |
US9530911B2 (en) | 2013-03-14 | 2016-12-27 | The Boeing Company | Solar cell structures for improved current generation and collection |
US9676227B2 (en) * | 2013-03-15 | 2017-06-13 | The United States Of America, As Represented By The Secretary Of The Navy | Wet-etchable, sacrificial liftoff layer compatible with high temperature processing |
US8896008B2 (en) | 2013-04-23 | 2014-11-25 | Cree, Inc. | Light emitting diodes having group III nitride surface features defined by a mask and crystal planes |
US9831363B2 (en) * | 2014-06-19 | 2017-11-28 | John Farah | Laser epitaxial lift-off of high efficiency solar cell |
US20140373906A1 (en) | 2013-06-25 | 2014-12-25 | Solar Junction Corporation | Anti-reflection coatings for multijunction solar cells |
US20150034152A1 (en) | 2013-07-30 | 2015-02-05 | Emcore Solar Power, Inc. | Solar cell with passivation on the window layer |
US20150171261A1 (en) | 2013-12-17 | 2015-06-18 | Tel Solar Ag | Transparent conductive oxide (tco) layer, and systems, apparatuses and methods for fabricating a transparent conductive oxide (tco) layer |
US20150280025A1 (en) | 2014-04-01 | 2015-10-01 | Sharp Kabushiki Kaisha | Highly efficient photovoltaic energy harvesting device |
CN109881250A (en) | 2014-05-09 | 2019-06-14 | 中国科学院宁波材料技术与工程研究所 | A kind of monocrystalline silicon inverted pyramid array structure flannelette and its preparation method and application |
WO2016123074A1 (en) | 2015-01-27 | 2016-08-04 | Alta Devices, Inc. | Thin film iii-v optoelectronic device optimized for non-solar illumination sources |
-
2017
- 2017-01-26 US US15/417,105 patent/US20170141256A1/en not_active Abandoned
-
2018
- 2018-04-19 US US15/957,446 patent/US11271133B2/en active Active
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20160013350A1 (en) * | 2012-09-14 | 2016-01-14 | The Boeing Company | GROUP-IV SOLAR CELL STRUCTURE USING GROUP-IV or III-V HETEROSTRUCTURES |
Cited By (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11271128B2 (en) | 2009-10-23 | 2022-03-08 | Utica Leaseco, Llc | Multi-junction optoelectronic device |
US10749077B2 (en) * | 2010-02-09 | 2020-08-18 | Epistar Corporation | Optoelectronic device and the manufacturing method thereof |
US10615304B2 (en) | 2010-10-13 | 2020-04-07 | Alta Devices, Inc. | Optoelectronic device with dielectric layer and method of manufacture |
US10008628B2 (en) | 2012-01-19 | 2018-06-26 | Alta Devices, Inc. | Thin-film semiconductor optoelectronic device with textured front and/or back surface prepared from template layer and etching |
US11942566B2 (en) | 2012-01-19 | 2024-03-26 | Utica Leaseco, Llc | Thin-film semiconductor optoelectronic device with textured front and/or back surface prepared from etching |
US11038080B2 (en) | 2012-01-19 | 2021-06-15 | Utica Leaseco, Llc | Thin-film semiconductor optoelectronic device with textured front and/or back surface prepared from etching |
US10804069B2 (en) | 2017-10-10 | 2020-10-13 | Kla-Tencor Corporation | Photocathode designs and methods of generating an electron beam using a photocathode |
US10535493B2 (en) * | 2017-10-10 | 2020-01-14 | Kla-Tencor Corporation | Photocathode designs and methods of generating an electron beam using a photocathode |
US20190108964A1 (en) * | 2017-10-10 | 2019-04-11 | Kla-Tencor Corporation | Photocathode designs and methods of generating an electron beam using a photocathode |
WO2020205252A1 (en) * | 2019-03-29 | 2020-10-08 | Alta Devices, Inc. | Front metal contact stack |
US11257978B2 (en) * | 2019-03-29 | 2022-02-22 | Utica Leaseco, Llc | Front metal contact stack |
US11107942B2 (en) * | 2019-04-30 | 2021-08-31 | Utica Leaseco, Llc | Sputtered then evaporated back metal process for increased throughput |
US20210391494A1 (en) * | 2019-04-30 | 2021-12-16 | Utica Leaseco, Llc | Sputtered then evaporated back metal process for increased throughput |
US11764326B2 (en) * | 2020-08-28 | 2023-09-19 | Alliance For Sustainable Energy, Llc | Metamorphic two-junction photovoltaic devices with removable graded buffers |
WO2022073863A3 (en) * | 2020-10-06 | 2022-08-18 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e. V. | Multiple solar cell and use of a multiple solar cell |
Also Published As
Publication number | Publication date |
---|---|
US11271133B2 (en) | 2022-03-08 |
US20180248069A1 (en) | 2018-08-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11271133B2 (en) | Multi-junction optoelectronic device with group IV semiconductor as a bottom junction | |
US10916676B2 (en) | Optoelectronic devices including heterojunction and intermediate layer | |
US10586884B2 (en) | Thin-film, flexible multi-junction optoelectronic devices incorporating lattice-matched dilute nitride junctions and methods of fabrication | |
US9716201B2 (en) | Silicon heterojunction photovoltaic device with wide band gap emitter | |
CN107845690B (en) | Multi-junction photovoltaic device and preparation method thereof | |
US20160155881A1 (en) | Thin film iii-v optoelectronic device optimized for non-solar illumination sources | |
US11075313B2 (en) | Optoelectronic devices manufactured using different growth substrates | |
US10873001B2 (en) | Methods of manufacturing optoelectronic devices using different growth substrates | |
US20120305059A1 (en) | Photon recycling in an optoelectronic device | |
US10797197B2 (en) | Thin-film, flexible optoelectronic devices incorporating a single lattice-matched dilute nitride junction and methods of fabrication | |
US20120103406A1 (en) | Metallic contacts for photovoltaic devices and low temperature fabrication processes thereof | |
WO2016123074A1 (en) | Thin film iii-v optoelectronic device optimized for non-solar illumination sources | |
WO2017132534A1 (en) | Multi-junction optoelectronic device with group iv semiconductor as a bottom junction | |
JP2013183125A (en) | Compound semiconductor device epitaxial growth substrate | |
WO2021076979A1 (en) | Optoelectronic devices manufactured using different growth substrates |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ALTA DEVICES, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KAYES, BRENDAN M.;HE, GANG;REEL/FRAME:041260/0676 Effective date: 20170127 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
AS | Assignment |
Owner name: UTICA LEASECO, LLC, MICHIGAN Free format text: SECURITY INTEREST;ASSIGNOR:ALTA DEVICES, INC.;REEL/FRAME:049027/0944 Effective date: 20190425 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: ADVISORY ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE AFTER FINAL ACTION FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
AS | Assignment |
Owner name: UTICA LEASECO, LLC ASSIGNEE, MICHIGAN Free format text: CONFIRMATION OF FORECLOSURE TRANSFER OF PATENT RIGHTS;ASSIGNOR:UTICA LEASECO, LLC SECURED PARTY;REEL/FRAME:055766/0279 Effective date: 20210225 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
AS | Assignment |
Owner name: UTICA LEASECO, LLC ASSIGNEE, MICHIGAN Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE THE ASSIGNEE ADDRESS PREVIOUSLY RECORDED AT REEL: 055766 FRAME: 0279. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT;ASSIGNOR:UTICA LEASECO, LLC SECURED PARTY;REEL/FRAME:057117/0811 Effective date: 20210225 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE AFTER FINAL ACTION FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: ADVISORY ACTION MAILED |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |