US20160172304A1 - Semiconductor device including air gaps and method of fabricating the same - Google Patents
Semiconductor device including air gaps and method of fabricating the same Download PDFInfo
- Publication number
- US20160172304A1 US20160172304A1 US15/043,265 US201615043265A US2016172304A1 US 20160172304 A1 US20160172304 A1 US 20160172304A1 US 201615043265 A US201615043265 A US 201615043265A US 2016172304 A1 US2016172304 A1 US 2016172304A1
- Authority
- US
- United States
- Prior art keywords
- layer
- conductive
- plugs
- metal
- semiconductor device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53257—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being a refractory metal
- H01L23/53266—Additional layers associated with refractory-metal layers, e.g. adhesion, barrier, cladding layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/764—Air gaps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/7682—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing the dielectric comprising air gaps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
- H01L21/76831—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers in via holes or trenches, e.g. non-conductive sidewall liners
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76897—Formation of self-aligned vias or contact plugs, i.e. involving a lithographically uncritical step
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/5329—Insulating materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/535—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including internal interconnections, e.g. cross-under constructions
-
- H01L27/10855—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/03—Making the capacitor or connections thereto
- H10B12/033—Making the capacitor or connections thereto the capacitor extending over the transistor
- H10B12/0335—Making a connection between the transistor and the capacitor, e.g. plug
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/48—Data lines or contacts therefor
- H10B12/482—Bit lines
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/48—Data lines or contacts therefor
- H10B12/485—Bit line contacts
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B99/00—Subject matter not provided for in other groups of this subclass
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
- H01L21/76847—Barrier, adhesion or liner layers formed in openings in a dielectric the layer being positioned within the main fill metal
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- Exemplary embodiments of the present invention relate to a semiconductor device, and more particularly, to a semiconductor device including air gaps and a method of fabricating the same.
- a semiconductor device includes a second conductive structure formed between a plurality of first conductive structures, wherein an insulation layer is interposed between the second conductive structure and the first conductive structure.
- the first conductive structures may include a gate, a bit line, a metal wire, etc.
- the second conductive structures may include a contact plug, a storage node contact plug, a bit line contact plug, a via, etc.
- an insulation layer is chiefly made of silicon oxide or silicon nitride.
- a silicon oxide layer has a dielectric constant of about 4, and a silicon nitride layer has a dielectric constant of about 7.
- a reduction of parasitic capacitance is limited because a silicon oxide or a silicon nitride still has a high dielectric constant.
- a material having a relatively low dielectric constant has recently been developed, but the dielectric constant of the material may be not so low.
- Exemplary embodiments of the present invention are directed to providing a semiconductor device and a method of fabricating the same, which may reduce parasitic capacitance between adjacent conductive structures.
- a method of fabricating a semiconductor device includes forming a plurality of bit line structures over a substrate; forming contact holes between the bit line structures; forming sacrificial spacers over sidewalls of the contact holes, forming first plugs recessed into the respective contact holes, forming air gaps by removing the sacrificial spacers, forming capping structures capping the air gaps while exposing top surfaces of the first plugs, and forming second plugs over the first plugs.
- a method of fabricating a semiconductor device includes forming a plurality of bit line structures over a substrate; forming contact holes between the bit line structures; forming sacrificial spacers on sidewalls of the contact holes; forming silicon plugs recessed into the respective contact holes; forming air gaps by removing the sacrificial spacers; forming capping structures capping the air gaps while exposing top surfaces of the silicon plugs; forming ohmic contact layers over the silicon plugs; and forming metal plugs over the ohmic contact layers.
- a semiconductor device includes a plurality of bit line structures formed over a substrate; storage node contact holes formed to have sidewalls of the bit line structures exposed therethrough; silicon plugs recessed and formed in the respective storage node contact holes; air gaps formed between the sidewalis of the bit line structures and the silicon plugs; capping layer patterns formed over the air gaps; passivation layers formed over the respective capping layer patterns and metal plugs formed over the respective silicon plugs, wherein the air gaps are capped with the respective capping layer patterns and passivatlon layers,
- FIG. 1 is a cross sectional view illustrating a portion of a semiconductor device in accordance with an embodiment of the present invention.
- FIGS. 2A to 2K show cross-sectional views showing a method of forming a semiconductor device in accordance with an embodiment of the present invention.
- FIGS. 3A and 3B illustrate comparative examples that are compared with embodiments of the present embodiment
- FIG. 4A shows memory cells of DRAM.
- FIG. 4B is a cross-sectional view of the DRAM taken along line A-A′ of FIG. 4A .
- FIG. 4C is a cross-sectional view of the DRAM taken along line B-B′ of FIG. 4A .
- FIG. 5 is a schematic diagram of a memory card.
- FIG. 6 is a block diagram of an electronic system.
- first layer is referred to as being n a second layer or a substrate it not only refers to a case where the first layer is formed directly on the second layer or the substrate but also a case where a third layer exists between the first layer and the second layer or the substrate.
- FIG. 1 is a cross sectional view illustrating a portion of a semiconductor device in accordance with an embodiment of the present invention.
- semiconductor structures are formed over a substrate 101 .
- the semiconductor structure may include a plurality of conductive structures.
- the conductive structures may include first conductive structures 104 and second conductive structures 109 .
- An air gap 110 may be formed between the first conductive structure 104 and the second conductive structure 109 .
- a capping layer 111 and a passivation layer 112 may be formed over the air gap 110 .
- Each of the first conductive structures 104 may include a first conductive layer 102 .
- the first conductive structure 104 may have a stack structure including the first conductive layer 102 and a hard mask layer 103 .
- the first conductive layer 102 may include a silicon-containing layer or a metal-containing layer.
- the first conductive layer 102 may be formed by stacking the silicon-containing layer and the metal-containing layer.
- the first conductive layer 102 may include polysilicon, metal, metal nitride, metal silicide, or the like.
- the first conductive layer 102 may be formed by stacking a polysilicon layer and a metal layer.
- the metal layer may include tungsten (W).
- the hard mask layer 103 may include an insulating material, The hard mask layer 103 may include oxide or nitride.
- One of the first conductive structure 104 and the second conductive structure 109 may have a line type in which the conductive structure extends in one direction.
- the other of the first conductive structure 104 and the second conductive structure 109 may have a plug type.
- the first conductive structure 104 may be a structure having a line type
- the second conductive structure 109 may be a structure having a plug type.
- the first conductive structures 104 may be regularly arranged on the substrate 101 at regular intervals.
- the second conductive structure 109 may include a second conductive layer 106 recessed between the first conductive structures 104 .
- Each of the second conductive structures 109 may have a stack structure including the second conductive layer 106 , an ohmic contact layer 107 , and a third conductive layer 108 .
- the second conductive layer 106 may include a silicon-containing layer.
- the second conductive layer 106 may include a polysilicon layer.
- the third conductive layer 108 may include a metal-containing layer.
- the ohmic contact layer 107 may include metal silicide, such as cobalt silicide.
- the third conductive layer 108 may include metal, metal silicide, metal nitride, or the like.
- the third conductive layer 108 may have a stack structure including a barrier layer and a metal layer.
- the barrier layer may include metal nitride.
- the third conductive layer 108 may include a material including titanium (Ti) or tungsten (W) as main ingredients.
- the capping layer 111 may be of a type that caps the air gap 110 .
- the capping layer 111 may include the oxide of the second conductive layer 106 .
- the capping layer 111 may include the plasma oxide of the second conductive layer 106 .
- the capping layer 111 may include silicon oxide.
- Spacers 105 may be formed over both sidewalls of the first conductive structure 104 .
- the spacers 105 may include an insulating material.
- the spacers 105 may include oxide or nitride.
- the spacers 105 together with the air gap 110 may function to insulate the first conductive structures 104 from the second conductive structures 109 .
- One of the first conductive structure 104 and the second conductive structure 109 may include a gate and a bit line, and the other of the first conductive structure 104 and the second conductive structure 109 may include a contact plug,
- the contact plug may include a storage node contact plug, a landing plug, etc.
- the first conductive layer 102 of the first conductive structure 104 may include a bit line
- the second conductive structure 109 may include a storage node contact plug.
- the air gap 110 may be formed between the bit line and the storage node contact plug.
- the storage node contact plug may have a structure including the second conductive layer 106 , the ohmic contact layer 107 , and the third conductive layer 108 .
- the second conductive layer 106 may become a first plug
- the third conductive layer 108 may become a second plug
- the ohmic contact layer 107 is formed between the first plug and the second plug. Since the first plug includes a silicon-containing layer and the second plug includes a metal-containing layer, the storage node contact plug may have a stack structure including the silicon-containing plug and the metal-containing plug.
- the air gap 110 is formed between the first conductive structure 104 and the second conductive structure 109 ,
- the air gap 110 has a dielectric constant of 1 and reduces parasitic capacitance between the first conductive structure 104 and the second conductive structure 109 .
- the top of the air gap 110 is sealed by the capping layer 111 .
- the capping layer 111 for capping the air gap 110 is made of oxide generated by oxidizing the second conductive layer 106 .
- the passivation layer 112 is formed over the capping layer 111 . Accordingly, the air gap 110 may be stably capped.
- the passivation layer 112 may include silicon nitride.
- the passivation layer 112 is formed over the capping layer 111 and may be formed over the sidewalls of the ohmic contact layer 107 and the third conductive layer 108 .
- FIGS. 2A to 2K show cross-sectional views showing a method of forming a semiconductor device in accordance with an embodiment of the present invention.
- the substrate 21 may contain silicon (Si).
- the substrate 21 may include a Si or a silicon germanium (SiGe) substrate.
- the substrate 21 may include a silicon on insulator (SOI) substrate.
- the first conductive structures 24 formed over the substrate 21 may have a line type in which the first conductive structures 24 are regularly arranged at regular intervals.
- Each of the first conductive structures 24 includes a first conductive layer pattern 22 and a hard mask pattern 23 .
- the method for forming the first conductive structures 24 is described as follows. First, a first conductive layer (not shown) is formed over the substrate 21 , and the hard mask pattern 23 is formed over the first conductive layer. Then, the first conductive layer patterns 22 are formed by etching the first conductive layer by using the hard mask pattern 23 as an etch mask. The first conductive structures 24 in each of which the first conductive layer pattern 22 and the hard mask pattern 23 are stacked are formed.
- Each of the first conductive layer patterns 22 may include a silicon-containing layer and/or a metal-containing layer.
- the first conductive layer pattern 22 may include a polysilicon layer or a tungsten layer.
- the first conductive layer pattern 22 may be formed by stacking the polysilicon layer and the metal layer.
- a barrier layer may be further formed between the polysilicon layer and the metal layer.
- the first conductive layer patterns 22 may have a stack structure including a polysilicon layer, a titanium-containing layer, or a tungsten layer.
- the titanium-containing layer is the barrier layer and may be formed by stacking a Ti layer and a titanium nitride layer.
- an insulation layer 25 A is formed over the entire surface including the first conductive structures 24 .
- the insulation layer 25 A may include nitride or oxide.
- the insulation layer 25 A may include silicon nitride and/or silicon oxide.
- the insulation layer 25 A includes a material that becomes a spacer.
- a sacrificial layer 26 A is formed over the insulation layer 25 A.
- the sacrificial layer 26 A includes a material that is removed in a subsequent process and that forms an air gap.
- the sacrificial layer 26 A includes a material having an etch selectivity to the insulation layer 25 A.
- the sacrificial layer 26 A may include oxide, nitride, or metal nitride. If the insulation layer 25 A includes oxide, the sacrificial layer 26 A may include metal nitride or nitride. If the insulation layer 25 A includes nitride, the sacrificial layer 26 A may include oxide or metal nitride.
- the sacrificial layer 26 A may include silicon oxide, silicon nitride, or titanium nitride (TiN).
- dual spacers are formed over both sidewalls of the first conductive structure 24 .
- the dual spacers include a spacer 25 and a sacrificial spacer 26 .
- the spacer 25 is formed by etching the insulation layer 25 A.
- the sacrificial spacer 26 is formed over the sidewall of the spacer 25 .
- the sacrificial spacer 26 may be formed by etching the sacrificial layer 26 A.
- an etch-back process may be performed.
- An open part 27 through which the substrate 21 is exposed is formed between the first conductive structures 24 because the spacers 25 and the sacrificial spacers 26 are formed as described above.
- an interlayer insulation layer (not shown) may be formed and the open parts 27 may be formed by etching the interlayer insulation layer.
- the sacrificial spacers 26 may be formed over the sidewalls of the open parts 27 .
- the open part 27 may be formed while the sidewalls of the sacrificial spacers 26 are exposed to the open part 27 ,
- the open part 27 may have a line type or a contact hole type.
- the open part 27 may include a storage node contact hole.
- a second conductive layer 28 A for gap-filling the open parts 27 is formed.
- the second conductive layer 28 A may include a silicon-containing layer.
- the second conductive layer 28 A may include a polysilicon layer.
- the second conductive layer 28 A is selectively removed. Accordingly, a second conductive layer pattern 28 is recessed between the first conductive structures 24 .
- an etch-back process may be performed.
- the second conductive layer pattern 28 has a surface that has been recessed lower than a surface of the first conductive structure 24 .
- the recessed surface of the second conductive layer pattern 28 may be controlled so that it is higher than at least the top surface of the first conductive layer pattern 22 .
- the second conductive layer pattern 28 may have a height that may minimize an area where the second conductive layer pattern 28 faces the first conductive layer pattern 22 .
- the second conductive layer patterns 28 may become contact plugs. If the first conductive structure 24 includes a bit line structure, the second conductive layer pattern 28 may become a part of a storage node contact plug.
- the spacers 25 and the sacrificial spacers 26 are not etched owing to selectivity.
- the sacrificial spacers 26 are selectively removed. Accordingly, air gaps 29 are formed.
- the air gaps 29 may be formed over the sidewalls of the second conductive layer patterns 28 .
- the air gap 29 is formed between the second conductive layer pattern 28 and the first conductive layer pattern 22 .
- the insulating structure of the ‘air gap 29 -spacer 25 ’ is formed between the first conductive layer pattern 22 and the second conductive layer pattern 28 .
- wet etch or dry etch may be performed.
- wet cleaning or dry etch may be performed.
- capping layers 30 A are formed over the top surfaces and sidewalls of the second conductive layer patterns 28 .
- the capping layer 30 A may include an insulating material.
- the capping layer 30 A may include the oxide of the second conductive layer pattern 28 .
- the capping layer 30 A may include silicon oxide,
- the capping layer 30 A may be formed by an oxidization process. Since the second conductive ayer pattern 28 includes a silicon-containing layer, silicon oxide may be formed over the top surfaces and sidewalls of the second conductive layer patterns 28 by way of the oxidization process.
- the capping layer 30 A may be formed to a thickness that does not gap-fill the air gap 29 .
- the capping layer 30 A may be formed by a plasma oxidization method.
- the capping layer 30 A is formed to a thin thickness that does not gap-fill the air gap 29 . If the capping layer 30 A is formed by the plasma oxidization method, the capping layer 30 A is oxidized on the top surface of the second conductive layer pattern 28 and at the same time the capping layer 30 A is rapidly oxidized at the top corners of the second conductive layer pattern 28 . That is, the capping layer 30 A formed over the top corners of the second conductive layer pattern 28 has a thickness greater than that of the capping layer 30 A formed over the top surface of the second conductive layer pattern 28 . Accordingly, since oxidization is rarely generated on the sidewalls of the second conductive layer pattern 28 , the capping layer 30 A that covers the second conductive layer pattern 28 may be selectively formed.
- the air gaps 29 may be prevented from being open in a subsequent process.
- a spacer material 31 A is formed over the entire surface in which the capping layers 30 A are formed.
- the spacer material 31 A may inc ude an insulating material.
- the spacer material 31 A may include silicon nitride. Silicon nitride may be formed by a low pressure chemical vapor deposition (LPCVD) method or a plasma-enhanced chemical vapor deposition (PECVD) method.
- LPCVD low pressure chemical vapor deposition
- PECVD plasma-enhanced chemical vapor deposition
- the spacer material 31 A is selectively removed. Accordingly, passivation layers 31 , each having a spacer type, are formed. After forming the passivation layers 31 , the capping layers 30 A may be selectively etched so that the second conductive layer patterns 28 are exposed. As a result, capping layer patterns 30 , which expose the top surfaces of the second conductive layer patterns 28 and cap the air gaps 29 , and the passivation layers 31 , which cover the upper sides and sidewalls of the open parts over the capping layer patterns 30 , are formed. When etching the spacer material, the air gaps 29 may be prevented from being opened because the capping, layer patterns 30 function as etch barriers.
- the capping layers 30 A may be selectively etched so as to form the capping layer patterns 30 which expose the top surfaces of the second conductive layer patterns 28 and cap the air gaps 29 . Then, after forming the spacer material 31 A, the spacer material 31 A is selectively removed so as to form the passivation layers 31 which cover the upper sides and sidewalls of the open parts over the capping layer patterns 30 . Accordingly, when etching the spacer materials the air gaps 29 may be prevented from being opened because the capping layer patterns 30 function as etch barriers.
- voids generated within the first conductive layer patterns 28 may be removed by performing rapid thermal annealing (RTA) after forming the passivation layers 31 .
- RTA rapid thermal annealing
- ion implantation may be performed as a subsequent process. The ion implantation is performed in order to improve contact resistance.
- ohmic contact layers 32 are formed over the second conductive layer patterns 28 , respectively.
- the ohmic contact layer 32 may include metal silicide.
- annealing may be performed after forming a metal layer (not shown) on the entire surface.
- the metal layer may include a material that may be silicidized.
- the metal layer may include cobalt (Co).
- Metal silicide may be formed because the metal layer reacts to the silicon of the second conductive layer pattern 28 by way of the annealing.
- the metal silicide may include cobalt silicide.
- the metal silicide may include cobalt silicide having a ‘CoSi 2 phase’.
- cobalt silicide having a CoSi 2 phase is formed as the ohmic contact layer 32 , contact resistance may be improved and cobalt silicide having sufficient low resistance even in the small area of the open part 27 having a fine line width may also be formed.
- a non-reacted metal layer is stripped. If the non-reacted metal layer is not removed, the metal atoms of the non-reacted metal layer may be diffused downward or the metal atoms of the non-reacted metal layer may generate an abnormal reaction with a metal silicide layer 32 in a subsequent process. For this reason, the non-reacted metal layer is removed.
- the non-reacted metal layer may be removed by a cleaning process using wet chemicals. For example, if the non-reacted metal layer is cobalt (Co) the non-reacted metal layer may be removed by H 2 SO 4 (SPM) and NH 4 OH (SC-1)-series chemicals.
- the non-reacted metal layer may be oxidized using deionized (DI) water and may be primarily removed using H 2 SO 4 (SPM), and metallic polymer-series residues may be secondarily removed using NH 4 OH-series chemicals.
- DI deionized
- SPM H 2 SO 4
- both the non-reacted metal layer and metallic polymer may be removed cleanly.
- RTA may be performed at least twice.
- primary annealing and secondary annealing may be performed.
- the primary annealing may be performed in a temperature of 400 ⁇ 600V
- the secondary annealing may be performed in a temperature of 600 ⁇ 800° C.
- cobalt silicide having a ‘CoSi 2 phase’ has the lowest resistivity.
- Non-reacted cobalt is removed between the primary annealing and the secondary annealing.
- the non-reacted cobalt may be removed using mixed chemicals of sulfuric acid (H 2 SO 4 ) and hydrogen peroxide (H 2 O 2 ).
- third conductive layer patterns 33 are formed over the ohmic contact layers 32 .
- a polishing process may be performed after forming a third conductive layer that gap-fills the top surfaces of the ohmic contact layers 32 .
- the third conductive layer pattern 33 may include a metal-containing layer.
- the third conductive layer pattern 33 may include a tungsten layer.
- the third conductive layer pattern 33 may further include a barrier layer. Accordingly, the third conductive layer pattern 33 may be formed by stacking the barrier layer and the metal-containing layer.
- the barrier layer may include a materiai containing titanium (Ti).
- the barrier layer may be made of titanium (Ti) solely or may be formed by stacking titanium (Ti) and titanium nitricle (TiN). If the third conductive layer pattern 33 includes a material that does not react to the second conductive layer pattern 28 , the barrier layer may be omitted.
- second conductive structures 34 each including the second conductive layer pattern 28 , the ohmic contact layer 32 , and the third conductive layer pattern 33 are formed.
- the air gap 29 is formed between the first conductive structure 24 and the second conductive structure 34 .
- the second conductive structure 34 may become a storage node contact plug.
- the second conductive layer pattern 28 may become the bottom plug of the storage node contact plug, and the third conductive layer pattern 33 may become the top plug of the storage node contact plug. Since the second conductive layer pattern 28 includes the silicon-containing layer and the third conductive layer pattern 33 includes the metal-containing layer, a contact plug including the silicon-containing layer and the metal-containing layer, that is, a semi-metal contact plug structure, may be formed.
- the air gap 29 may be formed between the first conductive layer pattern 22 and the second conductive layer pattern 28 . If the first conductive layer pattern 22 includes a bit line and the second conductive layer pattern 28 includes a storage node contact plug, the air gap 29 may be formed between the bit line and the storage node contact plug. If the first conductive layer pattern 22 includes a gate electrode and the second conductive layer pattern 28 includes a contact plug, the air gap 29 may be formed between the gate electrode and the contact plug.
- FIGS. 3A and 3B illustrate comparative examples that are compared with the present embodiment.
- a plurality of first conductive structures 44 in each of which a first conductive layer 42 and a hard mask layer 43 are stacked is formed over a substrate 41 , and a second conductive layer 46 that forms a second conductive structure is formed between the first conductive structures 44 .
- An air gap 47 is formed between the first conductive structure 44 and the second conductive layer 46 .
- Spacers 45 are formed over the sidewalls of the first conductive structure 44 .
- a single insulating material may be used as a capping layer 48 .
- the capping layer 48 may include silicon nitride or silicon oxide.
- an insulating material is used as the capping layer 48 , the capping layer 48 has to be selectively removed from a surface of the second conductive layer 46 for a subsequent process.
- the capping layer 48 is solely formed there is a problem in that the air gaps 47 are opened because the capping layer 48 is attached when etching the capping layer 48 in order to form metal silicide by opening the top surfaces of the second conductive layers 46 (refer to reference numeral 49 ).
- a top-open margin may be secured and the air gap may also be sufficiently capped.
- FIG. 4A shows memory cells of DRAM
- FIG. 4B is a cross-sectional view of the DRAM taken along line A-A′ of FIG. 4A
- FIG. 4C is a cross-sectional view of the DRAM taken along line B-B′ of FIG. 4A .
- active regions 53 are defined in a substrate 51 by way of isolation regions 52 .
- Burial gate electrodes 56 are formed in respective trenches 54 that cross the active regions 53 and the isolation regions 52 .
- Bit lines 61 extended in a direction to cross the burial gate electrodes 56 are formed over the substrate 51 , and the bit lines 61 are connected to the active regions 53 through respective bit line contact plugs 60 .
- Storage node contact plugs connected to the respective active regions 53 are formed.
- Each of the storage node contact plugs may be formed by stacking a first plug 66 , an ohmic contact layer 70 , and a second plug 71 .
- the storage node 72 of a capacitor is formed over each of the second plugs 71 of the storage node contact plugs.
- the storage node contact plug may correspond to the second conductive structure according to the present embodiments, and the bit line may correspond to the first conductive layer pattern of the first conductive structure according to the present embodiments. Accordingly, the air gap 67 may be formed between the storage node contact plug and the bit line 61 .
- the storage node contact plug may include the first plug 66 and the second plug 71 and may further include the ohmic contact layer 70 formed between the first plug 66 and the second plug 71 .
- the ohmic contact layer 70 may include metal silicide, such as cobalt silicide.
- the air gap 67 is capped with a capping layer 68 , and a passivation layer 69 is formed over the capping layer 68 .
- the capping layer 68 and the passivation layer 69 may correspond to the capping layer according to the present embodiments. Accordingly, the capping layer 68 may include silicon oxide, and the passivation layer 69 may include silicon nitride.
- a method of fabricating the memo cells is described below with reference to FIGS. 4A, 4B, and 4C .
- the substrate 51 includes a semiconductor material.
- the substrate 51 may include a semiconductor substrate.
- the substrate 51 may include a silicon substrate and may include, for example, a ngle crystalline silicon substrate.
- the isolation regions 52 may be formed by a shallow trench isolation (STI) process.
- the active regions 53 are defined by the isolation regions 52 .
- the isolation regions 52 may be formed by sequentially stacking wall oxide, a liner, and a gap-fill material.
- the liner may include silicon nitride and silicon oxide.
- the silicon nitride may include Si 3 N 4 , and the silicon oxide may include SiO 2 .
- the gap-fill material may include silicon oxide, such as a spin-on insulator (SOD).
- the gap-fill material may include silicon nitride. In this case the silicon nitride may be gap-filled using silicon nitride used as a liner.
- the trenches 54 are formed in the active regions 53 and the isolation regions 52 at the same time.
- the trench 54 may be formed deeper in the isolation region 52 than in the active region 53 because of a difference between the etch rates of the active region 53 and the isolation region 52 .
- a gate insulation layer 55 may be formed over surfaces of the trenches 54 .
- the burial gate electrodes 56 are formed by forming a metal containing layer so that the trenches 54 are gap-filled and then performing an etch-back.
- the metal-containing layer may include a material including metal, such as titanium (Ti), tantalum (Ta), or tungsten (W), as a major ingredient.
- the metal-containing layer may include any one selected from the group consisting of tantalum nitride (TaN), titanium nitride (TiN), tungsten nitride (WN), and tungsten (W).
- the burial gate electrode 56 may include TiN, TaN, or W solely or may have a dual-layer layer, such as TiN/W or TaN/W in which W is stacked on TiN or TaN. Furthermore, the burial gate electrode 56 may include a dual-layer layer, such WN/W in which W is stacked on WN. In addition, the burial gate electrode 56 may include a metal material having low resistance.
- a sealing layer 57 is formed over the burial gate electrodes 56 .
- the sealing layer 57 may gap-fill the trenches 54 on the burial gate electrodes 56 .
- the sealing layer 57 may function to protect the burial gate electrode 56 in a subsequent process.
- the sealing layer 57 may include an insulating material.
- the sealing layer 57 may include silicon nitride.
- bit line contact holes 59 are formed by etching the first interlayer insulation layer 58 and the sealing layer 57 .
- the bit line contact plugs 60 are formed by forming a conductive layer in the bit line contact holes 59 .
- Bit line structures, each including the bit line 61 and a bit line hard mask layer 62 are formed over the respective bit line contact plugs 60 .
- the bit line contact plug 60 may include a polysilicon layer or a metal-containing layer.
- the bit line 61 may include a tungsten layer and may include a barrier layer, such as Ti/TiN, and a tungsten layer on the barrier layer.
- the bit line hard mask layer 62 may include silicon nitride.
- Spacers 63 are formed over both sidewalls of each of the bit line structures.
- storage node contact holes 65 are formed by etching the second interlayer insulation layer 64 , the first interlayer insulation layer 58 , and the sealing layer 57 .
- the first plugs 66 recessed in the storage node contact holes 65 are formed.
- the air gaps 67 are formed by removing the sacrificial spacers.
- the capping layers 68 are formed by oxidizing the surfaces of the first plugs 66 , and the capping layers 68 are selectively removed so that the surfaces of the first plugs 66 are exposed. This process may be performed after an etch-back process for forming the passivation layers 69 .
- the air gaps 67 are capped with the respective capping layers 68 .
- the passivation layer 69 protects the capping layer 68 .
- the second plugs 71 are formed over the respective ohmic contact layers 70 .
- the second plug 71 may include a metal-containing layer.
- the second plug 71 may include a tungsten layer.
- the second plug 71 may further include a barrier layer. Accordingly, the second plug 71 may have a stack structure including the barrier layer and the metal-containing layer.
- the barrier layer may include a material including titanium (Ti).
- the barrier layer may be made of titanium (Ti) solely or may be formed by stacking titanium (Ti) and titanium nitride (TiN).
- the storage node 72 of a capacitor is formed over the second plug 71 .
- the storage node 72 may have a cylinder type and may have a pillar type in other embodiments.
- a dielectric layer and a plate node may be further formed over the storage node 72 .
- the semiconductor device may be applied to dynamic random access memory (DRAM), but is not limited thereto.
- the semiconductor device may be applied to static random access memory (SRAM), flash memory, ferroelectric random access memory (FeRAM), magnetic random access memory (MRAM), and phase change random access memory (PRAM), for example.
- SRAM static random access memory
- FeRAM ferroelectric random access memory
- MRAM magnetic random access memory
- PRAM phase change random access memory
- FIG. 5 is a schematic diagram of a memory card.
- the memory card 200 may include a controller 210 and memory 220 .
- the controller 210 and the memory 220 may exchange electric signals.
- the memory 220 and the controller 210 may exchange data in response to an instruction from the controller 210 .
- the memory card 200 may store data in the memory 220 or externally output data from the memory 220 .
- the memory 220 may include air gaps and plugs, such as those described above.
- the memory card 200 may be used as a variety of data storage media for a variety of handheld devices.
- the memory card 200 may include a memory stick card, a smart media (SM) card, a secure digital (SD) card, a mini-secure digital (mini SD) card or a multi-media card (MMC), etc.
- SM smart media
- SD secure digital
- mini SD mini-secure digital
- MMC multi-media card
- FIG. 6 is a block diagram of an electronic system.
- the electronic system 300 may include a processor 310 , an I/O device 330 , and a chip 320 .
- the processor 310 , the I/O device 330 , and the chip 320 may communicate data with each other by using a bus 340 .
- the processor 310 may function to execute a program and control the electronic system 300 .
- the I/O device 330 may be used to input or output the data of the electronic system 300 .
- the electronic system 300 may be connected to an external device, for example, a personal computer or a network through the I/O device 330 and may exchange data with the external device.
- the chip 320 may store a code and data for the operation of the processor 310 and process part of an operation assigned by the processor 310 .
- the chip 320 may include air gaps and plugs, such as those described above.
- the electronic system 300 may form a variety of electronic control devices that require the chip 320 .
- the electronic system 300 may be used in mobile phones, MP3 players, navigators, solid state disks (SSDs), and household appliances.
- This technology has an advantage in that it may reduce parasitic capacitance due to the air gap having a low dielectric constant because the air gap is formed between the conductive structures.
- the air gap may be preven ted from being opened in a subsequent process because the passivation layer is formed over the capping layer that caps the air gap and thus the air gap may be stably capped.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Semiconductor Memories (AREA)
Abstract
This technology provides a semiconductor device and a method of fabricating the same, which may reduce parasitic capacitance between adjacent conductive structures, The method of fabricating a semiconductor device may include forming a plurality of bit line structures over a substrate, forming contact holes between the bit line structures, forming sacrificial spacers over sidewalis of the contact holes, forming first plugs recessed into the respective contact holes, forming air gaps by removing the sacrificial spacers, forming capping structures capping the air gaps while exposing top surfaces of the first plugs, and forming second plugs over the first plugs.
Description
- The present application claims priority of Korean Patent Application No. 10-2012-0153806, filed on Dec. 26, 2012, which is incorporated herein by reference in its entirety.
- 1. Field
- Exemplary embodiments of the present invention relate to a semiconductor device, and more particularly, to a semiconductor device including air gaps and a method of fabricating the same.
- 2. Description of the Related Art
- In general, a semiconductor device includes a second conductive structure formed between a plurality of first conductive structures, wherein an insulation layer is interposed between the second conductive structure and the first conductive structure. For example, the first conductive structures may include a gate, a bit line, a metal wire, etc., and the second conductive structures may include a contact plug, a storage node contact plug, a bit line contact plug, a via, etc.
- As the degree of integration of semiconductor devices is increased, an interval between the first conductive structure and the second conductive structure is gradually narrowed. For this reason, parasitic capacitance between the first conductive structure and the second conductive structure is increased, As the parasitic capacitance is increased, the operating speed of the semiconductor device is decreased and a refresh characteristic is deteriorated.
- In order to reduce the parasitic capacitance, a method of lowering the dielectric constant of the insulation layer may be used. In semiconductor devices, an insulation layer is chiefly made of silicon oxide or silicon nitride. A silicon oxide layer has a dielectric constant of about 4, and a silicon nitride layer has a dielectric constant of about 7.
- A reduction of parasitic capacitance is limited because a silicon oxide or a silicon nitride still has a high dielectric constant. A material having a relatively low dielectric constant has recently been developed, but the dielectric constant of the material may be not so low.
- Exemplary embodiments of the present invention are directed to providing a semiconductor device and a method of fabricating the same, which may reduce parasitic capacitance between adjacent conductive structures.
- In accordance with an exemplary embodiment of the present invention, a method of fabricating a semiconductor device includes forming a plurality of bit line structures over a substrate; forming contact holes between the bit line structures; forming sacrificial spacers over sidewalls of the contact holes, forming first plugs recessed into the respective contact holes, forming air gaps by removing the sacrificial spacers, forming capping structures capping the air gaps while exposing top surfaces of the first plugs, and forming second plugs over the first plugs.
- In accordance with another exemplary embodiment of the present invention, a method of fabricating a semiconductor device includes forming a plurality of bit line structures over a substrate; forming contact holes between the bit line structures; forming sacrificial spacers on sidewalls of the contact holes; forming silicon plugs recessed into the respective contact holes; forming air gaps by removing the sacrificial spacers; forming capping structures capping the air gaps while exposing top surfaces of the silicon plugs; forming ohmic contact layers over the silicon plugs; and forming metal plugs over the ohmic contact layers.
- In accordance with still another exemplary embodiment of the present invention, a semiconductor device includes a plurality of bit line structures formed over a substrate; storage node contact holes formed to have sidewalls of the bit line structures exposed therethrough; silicon plugs recessed and formed in the respective storage node contact holes; air gaps formed between the sidewalis of the bit line structures and the silicon plugs; capping layer patterns formed over the air gaps; passivation layers formed over the respective capping layer patterns and metal plugs formed over the respective silicon plugs, wherein the air gaps are capped with the respective capping layer patterns and passivatlon layers,
-
FIG. 1 is a cross sectional view illustrating a portion of a semiconductor device in accordance with an embodiment of the present invention. -
FIGS. 2A to 2K show cross-sectional views showing a method of forming a semiconductor device in accordance with an embodiment of the present invention. -
FIGS. 3A and 3B illustrate comparative examples that are compared with embodiments of the present embodiment, -
FIG. 4A shows memory cells of DRAM. -
FIG. 4B is a cross-sectional view of the DRAM taken along line A-A′ ofFIG. 4A . -
FIG. 4C is a cross-sectional view of the DRAM taken along line B-B′ ofFIG. 4A . -
FIG. 5 is a schematic diagram of a memory card. -
FIG. 6 is a block diagram of an electronic system. - Exemplary embodiments of the present invention will be described below in more detail with reference to the accompanying drawings. The present invention may, however, be embodied in different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the present invention to those skilled in the art. Throughout the disclosure, like reference numerals refer to like parts throughout the various figures and embodiments of the present invention.
- The drawings are not necessarily to scale and in some instances, proportions may have been exaggerated in order to clearly illustrate features of the embodiments. When a first layer is referred to as being n a second layer or a substrate it not only refers to a case where the first layer is formed directly on the second layer or the substrate but also a case where a third layer exists between the first layer and the second layer or the substrate.
-
FIG. 1 is a cross sectional view illustrating a portion of a semiconductor device in accordance with an embodiment of the present invention. - Referring to
FIG. 1 , semiconductor structures are formed over asubstrate 101. The semiconductor structure may include a plurality of conductive structures. The conductive structures may include firstconductive structures 104 and secondconductive structures 109. Anair gap 110 may be formed between the firstconductive structure 104 and the secondconductive structure 109. Acapping layer 111 and apassivation layer 112 may be formed over theair gap 110. - Each of the first
conductive structures 104 may include a firstconductive layer 102. The firstconductive structure 104 may have a stack structure including the firstconductive layer 102 and ahard mask layer 103. The firstconductive layer 102 may include a silicon-containing layer or a metal-containing layer. The firstconductive layer 102 may be formed by stacking the silicon-containing layer and the metal-containing layer. The firstconductive layer 102 may include polysilicon, metal, metal nitride, metal silicide, or the like. The firstconductive layer 102 may be formed by stacking a polysilicon layer and a metal layer. The metal layer may include tungsten (W). Thehard mask layer 103 may include an insulating material, Thehard mask layer 103 may include oxide or nitride. One of the firstconductive structure 104 and the secondconductive structure 109 may have a line type in which the conductive structure extends in one direction. The other of the firstconductive structure 104 and the secondconductive structure 109 may have a plug type. For example, the firstconductive structure 104 may be a structure having a line type, and the secondconductive structure 109 may be a structure having a plug type. The firstconductive structures 104 may be regularly arranged on thesubstrate 101 at regular intervals. - The second
conductive structure 109 may include a secondconductive layer 106 recessed between the firstconductive structures 104. Each of the secondconductive structures 109 may have a stack structure including the secondconductive layer 106, anohmic contact layer 107, and a thirdconductive layer 108. The secondconductive layer 106 may include a silicon-containing layer. The secondconductive layer 106 may include a polysilicon layer. The thirdconductive layer 108 may include a metal-containing layer. Theohmic contact layer 107 may include metal silicide, such as cobalt silicide. The thirdconductive layer 108 may include metal, metal silicide, metal nitride, or the like. The thirdconductive layer 108 may have a stack structure including a barrier layer and a metal layer. The barrier layer may include metal nitride. The thirdconductive layer 108 may include a material including titanium (Ti) or tungsten (W) as main ingredients. - The
capping layer 111 may be of a type that caps theair gap 110. Thecapping layer 111 may include the oxide of the secondconductive layer 106. In particular, thecapping layer 111 may include the plasma oxide of the secondconductive layer 106. Thecapping layer 111 may include silicon oxide. -
Spacers 105 may be formed over both sidewalls of the firstconductive structure 104. Thespacers 105 may include an insulating material. Thespacers 105 may include oxide or nitride. Thespacers 105 together with theair gap 110, may function to insulate the firstconductive structures 104 from the secondconductive structures 109. - One of the first
conductive structure 104 and the secondconductive structure 109 may include a gate and a bit line, and the other of the firstconductive structure 104 and the secondconductive structure 109 may include a contact plug, The contact plug may include a storage node contact plug, a landing plug, etc. InFIG. 1 , the firstconductive layer 102 of the firstconductive structure 104 may include a bit line, and the secondconductive structure 109 may include a storage node contact plug. Accordingly, theair gap 110 may be formed between the bit line and the storage node contact plug. The storage node contact plug may have a structure including the secondconductive layer 106, theohmic contact layer 107, and the thirdconductive layer 108. The secondconductive layer 106 may become a first plug, the thirdconductive layer 108 may become a second plug, and theohmic contact layer 107 is formed between the first plug and the second plug. Since the first plug includes a silicon-containing layer and the second plug includes a metal-containing layer, the storage node contact plug may have a stack structure including the silicon-containing plug and the metal-containing plug. - As shown in
FIG. 1 , theair gap 110 is formed between the firstconductive structure 104 and the secondconductive structure 109, Theair gap 110 has a dielectric constant of 1 and reduces parasitic capacitance between the firstconductive structure 104 and the secondconductive structure 109. Furthermore, the top of theair gap 110 is sealed by thecapping layer 111. - The
capping layer 111 for capping theair gap 110 is made of oxide generated by oxidizing the secondconductive layer 106. Thepassivation layer 112 is formed over thecapping layer 111. Accordingly, theair gap 110 may be stably capped. Thepassivation layer 112 may include silicon nitride. Thepassivation layer 112 is formed over thecapping layer 111 and may be formed over the sidewalls of theohmic contact layer 107 and the thirdconductive layer 108. -
FIGS. 2A to 2K show cross-sectional views showing a method of forming a semiconductor device in accordance with an embodiment of the present invention. - As shown in
FIG. 2A , a plurality of firstconductive structures 24 is formed over asubstrate 21. Thesubstrate 21 may contain silicon (Si). Thesubstrate 21 may include a Si or a silicon germanium (SiGe) substrate. Furthermore, thesubstrate 21 may include a silicon on insulator (SOI) substrate. - The first
conductive structures 24 formed over thesubstrate 21 may have a line type in which the firstconductive structures 24 are regularly arranged at regular intervals. Each of the firstconductive structures 24 includes a firstconductive layer pattern 22 and ahard mask pattern 23. The method for forming the firstconductive structures 24 is described as follows. First, a first conductive layer (not shown) is formed over thesubstrate 21, and thehard mask pattern 23 is formed over the first conductive layer. Then, the firstconductive layer patterns 22 are formed by etching the first conductive layer by using thehard mask pattern 23 as an etch mask. The firstconductive structures 24 in each of which the firstconductive layer pattern 22 and thehard mask pattern 23 are stacked are formed. Each of the firstconductive layer patterns 22 may include a silicon-containing layer and/or a metal-containing layer. For example, the firstconductive layer pattern 22 may include a polysilicon layer or a tungsten layer. Furthermore, the firstconductive layer pattern 22 may be formed by stacking the polysilicon layer and the metal layer. In this case, a barrier layer may be further formed between the polysilicon layer and the metal layer. The firstconductive layer patterns 22 may have a stack structure including a polysilicon layer, a titanium-containing layer, or a tungsten layer. The titanium-containing layer is the barrier layer and may be formed by stacking a Ti layer and a titanium nitride layer. - As shown in
FIG. 2B , aninsulation layer 25A is formed over the entire surface including the firstconductive structures 24. Theinsulation layer 25A may include nitride or oxide. Theinsulation layer 25A may include silicon nitride and/or silicon oxide. Theinsulation layer 25A includes a material that becomes a spacer. - A
sacrificial layer 26A is formed over theinsulation layer 25A. Thesacrificial layer 26A includes a material that is removed in a subsequent process and that forms an air gap. Thesacrificial layer 26A includes a material having an etch selectivity to theinsulation layer 25A. Thesacrificial layer 26A may include oxide, nitride, or metal nitride. If theinsulation layer 25A includes oxide, thesacrificial layer 26A may include metal nitride or nitride. If theinsulation layer 25A includes nitride, thesacrificial layer 26A may include oxide or metal nitride. Thesacrificial layer 26A may include silicon oxide, silicon nitride, or titanium nitride (TiN). - As shown in
FIG. 2C , dual spacers are formed over both sidewalls of the firstconductive structure 24. The dual spacers include aspacer 25 and asacrificial spacer 26. Thespacer 25 is formed by etching theinsulation layer 25A. Thesacrificial spacer 26 is formed over the sidewall of thespacer 25. Thesacrificial spacer 26 may be formed by etching thesacrificial layer 26A. In order to form thespacer 25 and thesacrificial spacer 26, an etch-back process may be performed. - An
open part 27 through which thesubstrate 21 is exposed is formed between the firstconductive structures 24 because thespacers 25 and thesacrificial spacers 26 are formed as described above. After forming thespacers 25, an interlayer insulation layer (not shown) may be formed and theopen parts 27 may be formed by etching the interlayer insulation layer. After forming theopen parts 27, thesacrificial spacers 26 may be formed over the sidewalls of theopen parts 27. - The
open part 27 may be formed while the sidewalls of thesacrificial spacers 26 are exposed to theopen part 27, Theopen part 27 may have a line type or a contact hole type. For example, if the firstconductive structure 24 includes a bit line structure, theopen part 27 may include a storage node contact hole. - As shown in
FIG. 2D , a secondconductive layer 28A for gap-filling theopen parts 27 is formed. The secondconductive layer 28A may include a silicon-containing layer. The secondconductive layer 28A may include a polysilicon layer. - As shown in
FIG. 2E , the secondconductive layer 28A is selectively removed. Accordingly, a secondconductive layer pattern 28 is recessed between the firstconductive structures 24. In order to form the secondconductive layer patterns 28, an etch-back process may be performed. The secondconductive layer pattern 28 has a surface that has been recessed lower than a surface of the firstconductive structure 24. The recessed surface of the secondconductive layer pattern 28 may be controlled so that it is higher than at least the top surface of the firstconductive layer pattern 22. The secondconductive layer pattern 28 may have a height that may minimize an area where the secondconductive layer pattern 28 faces the firstconductive layer pattern 22. Thus, parasitic capacitance between the firstconductive layer pattern 22 and the secondconductive layer pattern 28 may be reduced. The secondconductive layer patterns 28 may become contact plugs. If the firstconductive structure 24 includes a bit line structure, the secondconductive layer pattern 28 may become a part of a storage node contact plug. When forming the secondconductive layer patterns 28, thespacers 25 and thesacrificial spacers 26 are not etched owing to selectivity. - As shown in
FIG. 2F , thesacrificial spacers 26 are selectively removed. Accordingly,air gaps 29 are formed. Theair gaps 29 may be formed over the sidewalls of the secondconductive layer patterns 28. Theair gap 29 is formed between the secondconductive layer pattern 28 and the firstconductive layer pattern 22. The insulating structure of the ‘air gap 29-spacer 25’ is formed between the firstconductive layer pattern 22 and the secondconductive layer pattern 28. - In order to remove the
sacrificial spacers 26, wet etch or dry etch may be performed. When removing thesacrificial spacers 26, thespacers 25, the secondconductive layer patterns 28, and thehard mask patterns 23 are not damaged owing to selectivity. If thesacrificial spacers 26 are: made of titanium nitride, wet cleaning using a mixed solution of H2SO4 and H2O2 may be performed. - When the
air gaps 29 are formed as described above parasitic capacitance between the firstconductive layer pattern 22 and the secondconductive layer pattern 28 is reduced. - As shown in
FIG. 2G , cappinglayers 30A are formed over the top surfaces and sidewalls of the secondconductive layer patterns 28. Thecapping layer 30A may include an insulating material. Thecapping layer 30A may include the oxide of the secondconductive layer pattern 28. Thecapping layer 30A may include silicon oxide, Thecapping layer 30A may be formed by an oxidization process. Since the secondconductive ayer pattern 28 includes a silicon-containing layer, silicon oxide may be formed over the top surfaces and sidewalls of the secondconductive layer patterns 28 by way of the oxidization process. Thecapping layer 30A may be formed to a thickness that does not gap-fill theair gap 29. Thecapping layer 30A may be formed by a plasma oxidization method. In this case, thecapping layer 30A is formed to a thin thickness that does not gap-fill theair gap 29. If thecapping layer 30A is formed by the plasma oxidization method, thecapping layer 30A is oxidized on the top surface of the secondconductive layer pattern 28 and at the same time thecapping layer 30A is rapidly oxidized at the top corners of the secondconductive layer pattern 28. That is, thecapping layer 30A formed over the top corners of the secondconductive layer pattern 28 has a thickness greater than that of thecapping layer 30A formed over the top surface of the secondconductive layer pattern 28. Accordingly, since oxidization is rarely generated on the sidewalls of the secondconductive layer pattern 28, thecapping layer 30A that covers the secondconductive layer pattern 28 may be selectively formed. - When the capping layers 30A are formed the
air gaps 29 may be prevented from being open in a subsequent process. - As shown in
FIG. 2H , aspacer material 31A is formed over the entire surface in which the capping layers 30A are formed. Thespacer material 31A may inc ude an insulating material. Thespacer material 31A may include silicon nitride. Silicon nitride may be formed by a low pressure chemical vapor deposition (LPCVD) method or a plasma-enhanced chemical vapor deposition (PECVD) method. - As shown in
FIG. 21 , thespacer material 31A is selectively removed. Accordingly, passivation layers 31, each having a spacer type, are formed. After forming the passivation layers 31, the capping layers 30A may be selectively etched so that the secondconductive layer patterns 28 are exposed. As a result, cappinglayer patterns 30, which expose the top surfaces of the secondconductive layer patterns 28 and cap theair gaps 29, and the passivation layers 31, which cover the upper sides and sidewalls of the open parts over thecapping layer patterns 30, are formed. When etching the spacer material, theair gaps 29 may be prevented from being opened because the capping,layer patterns 30 function as etch barriers. - In another embodiment, after forming the capping layers 30A, the capping layers 30A may be selectively etched so as to form the
capping layer patterns 30 which expose the top surfaces of the secondconductive layer patterns 28 and cap theair gaps 29. Then, after forming thespacer material 31A, thespacer material 31A is selectively removed so as to form the passivation layers 31 which cover the upper sides and sidewalls of the open parts over thecapping layer patterns 30. Accordingly, when etching the spacer materials theair gaps 29 may be prevented from being opened because thecapping layer patterns 30 function as etch barriers. - Although not shown, voids generated within the first
conductive layer patterns 28 may be removed by performing rapid thermal annealing (RTA) after forming the passivation layers 31. Furthermore, after the RTA, ion implantation may be performed as a subsequent process. The ion implantation is performed in order to improve contact resistance. - As shown in
FIG. 2J , ohmic contact layers 32 are formed over the secondconductive layer patterns 28, respectively. Theohmic contact layer 32 may include metal silicide. In order to form metal silicide, annealing may be performed after forming a metal layer (not shown) on the entire surface. The metal layer may include a material that may be silicidized. The metal layer may include cobalt (Co). Metal silicide may be formed because the metal layer reacts to the silicon of the secondconductive layer pattern 28 by way of the annealing. The metal silicide may include cobalt silicide. In the present embodiment the metal silicide may include cobalt silicide having a ‘CoSi2 phase’. - Since cobalt silicide having a CoSi2 phase is formed as the
ohmic contact layer 32, contact resistance may be improved and cobalt silicide having sufficient low resistance even in the small area of theopen part 27 having a fine line width may also be formed. - Next, a non-reacted metal layer is stripped. If the non-reacted metal layer is not removed, the metal atoms of the non-reacted metal layer may be diffused downward or the metal atoms of the non-reacted metal layer may generate an abnormal reaction with a
metal silicide layer 32 in a subsequent process. For this reason, the non-reacted metal layer is removed. The non-reacted metal layer may be removed by a cleaning process using wet chemicals. For example, if the non-reacted metal layer is cobalt (Co) the non-reacted metal layer may be removed by H2SO4 (SPM) and NH4OH (SC-1)-series chemicals. Incidentally, the non-reacted metal layer may be oxidized using deionized (DI) water and may be primarily removed using H2SO4 (SPM), and metallic polymer-series residues may be secondarily removed using NH4OH-series chemicals. - If the wet chemicals are used as described above, both the non-reacted metal layer and metallic polymer may be removed cleanly.
- Meanwhile, in order to form cobalt silicide, RTA may be performed at least twice. For example, primary annealing and secondary annealing may be performed. The primary annealing may be performed in a temperature of 400˜600V, and the secondary annealing may be performed in a temperature of 600˜800° C. Cobalt silicide having a ‘CoSix (x=0.1˜1.5) phase’ is formed by the primary annealing. The cobalt silicide having a ‘CoSix (x=0.1˜1.5)’ phase is changed into cobalt silicide having a ‘CoSi2 phase’ by way of the secondary annealing. From among cobalt silicides, cobalt silicide having a ‘CoSi2 phase’ has the lowest resistivity. Non-reacted cobalt is removed between the primary annealing and the secondary annealing. The non-reacted cobalt may be removed using mixed chemicals of sulfuric acid (H2SO4) and hydrogen peroxide (H2O2).
- As shown in
FIG. 2K , thirdconductive layer patterns 33 are formed over the ohmic contact layers 32. In order to form the thirdconductive layer patterns 33, a polishing process may be performed after forming a third conductive layer that gap-fills the top surfaces of the ohmic contact layers 32. The thirdconductive layer pattern 33 to may include a metal-containing layer. The thirdconductive layer pattern 33 may include a tungsten layer. Although not shown, the thirdconductive layer pattern 33 may further include a barrier layer. Accordingly, the thirdconductive layer pattern 33 may be formed by stacking the barrier layer and the metal-containing layer. The barrier layer may include a materiai containing titanium (Ti). The barrier layer may be made of titanium (Ti) solely or may be formed by stacking titanium (Ti) and titanium nitricle (TiN). If the thirdconductive layer pattern 33 includes a material that does not react to the secondconductive layer pattern 28, the barrier layer may be omitted. - If the third
conductive layer patterns 33 are formed as described above, second conductive structures 34 each including the secondconductive layer pattern 28, theohmic contact layer 32, and the thirdconductive layer pattern 33 are formed. Theair gap 29 is formed between the firstconductive structure 24 and the second conductive structure 34. The second conductive structure 34 may become a storage node contact plug. The secondconductive layer pattern 28 may become the bottom plug of the storage node contact plug, and the thirdconductive layer pattern 33 may become the top plug of the storage node contact plug. Since the secondconductive layer pattern 28 includes the silicon-containing layer and the thirdconductive layer pattern 33 includes the metal-containing layer, a contact plug including the silicon-containing layer and the metal-containing layer, that is, a semi-metal contact plug structure, may be formed. - The
air gap 29 may be formed between the firstconductive layer pattern 22 and the secondconductive layer pattern 28. If the firstconductive layer pattern 22 includes a bit line and the secondconductive layer pattern 28 includes a storage node contact plug, theair gap 29 may be formed between the bit line and the storage node contact plug. If the firstconductive layer pattern 22 includes a gate electrode and the secondconductive layer pattern 28 includes a contact plug, theair gap 29 may be formed between the gate electrode and the contact plug. -
FIGS. 3A and 3B illustrate comparative examples that are compared with the present embodiment. - Referring to
FIGS. 3A and 3B , a plurality of firstconductive structures 44 in each of which a firstconductive layer 42 and ahard mask layer 43 are stacked is formed over asubstrate 41, and a secondconductive layer 46 that forms a second conductive structure is formed between the firstconductive structures 44. Anair gap 47 is formed between the firstconductive structure 44 and the secondconductive layer 46.Spacers 45 are formed over the sidewalls of the firstconductive structure 44. - In the comparison examples, a single insulating material may be used as a
capping layer 48. Thecapping layer 48 may include silicon nitride or silicon oxide. When an insulating material is used as thecapping layer 48, thecapping layer 48 has to be selectively removed from a surface of the secondconductive layer 46 for a subsequent process. - If the
capping layer 48 is attacked by a subsequent process, however, a self-alignment contact (SAC) fail is generated. If thecapping layer 48 is thickly formed in order to formstable air gaps 47, contact resistance may be greatly increased because an area where metal silicide is formed may be greatly reduced. - In particular, if the
capping layer 48 is solely formed there is a problem in that theair gaps 47 are opened because thecapping layer 48 is attached when etching thecapping layer 48 in order to form metal silicide by opening the top surfaces of the second conductive layers 46 (refer to reference numeral 49). - As a result, as in the present embodiment, when the
air gap 29 is capped with the dual structure of thecapping layer pattern 30 and thepassivation layer 31 using silicon nitride by way of a plasma oxidization process, a top-open margin may be secured and the air gap may also be sufficiently capped. -
FIG. 4A shows memory cells of DRAM,FIG. 4B is a cross-sectional view of the DRAM taken along line A-A′ ofFIG. 4A , andFIG. 4C is a cross-sectional view of the DRAM taken along line B-B′ ofFIG. 4A . - Referring to
FIGS. 4A, 4B, and 4C ,active regions 53 are defined in asubstrate 51 by way ofisolation regions 52.Burial gate electrodes 56 are formed inrespective trenches 54 that cross theactive regions 53 and theisolation regions 52.Bit lines 61 extended in a direction to cross theburial gate electrodes 56 are formed over thesubstrate 51, and the bit lines 61 are connected to theactive regions 53 through respective bit line contact plugs 60. Storage node contact plugs connected to the respectiveactive regions 53 are formed. Each of the storage node contact plugs may be formed by stacking afirst plug 66, anohmic contact layer 70, and asecond plug 71. Thestorage node 72 of a capacitor is formed over each of the second plugs 71 of the storage node contact plugs. - The storage node contact plug may correspond to the second conductive structure according to the present embodiments, and the bit line may correspond to the first conductive layer pattern of the first conductive structure according to the present embodiments. Accordingly, the
air gap 67 may be formed between the storage node contact plug and thebit line 61. The storage node contact plug may include thefirst plug 66 and thesecond plug 71 and may further include theohmic contact layer 70 formed between thefirst plug 66 and thesecond plug 71. Theohmic contact layer 70 may include metal silicide, such as cobalt silicide. - The
air gap 67 is capped with acapping layer 68, and apassivation layer 69 is formed over thecapping layer 68. Thecapping layer 68 and thepassivation layer 69 may correspond to the capping layer according to the present embodiments. Accordingly, thecapping layer 68 may include silicon oxide, and thepassivation layer 69 may include silicon nitride. - A method of fabricating the memo cells is described below with reference to
FIGS. 4A, 4B, and 4C . - The
substrate 51 includes a semiconductor material. Thesubstrate 51 may include a semiconductor substrate. Thesubstrate 51 may include a silicon substrate and may include, for example, a ngle crystalline silicon substrate. Theisolation regions 52 may be formed by a shallow trench isolation (STI) process. Theactive regions 53 are defined by theisolation regions 52. Theisolation regions 52 may be formed by sequentially stacking wall oxide, a liner, and a gap-fill material. The liner may include silicon nitride and silicon oxide. The silicon nitride may include Si3N4, and the silicon oxide may include SiO2. The gap-fill material may include silicon oxide, such as a spin-on insulator (SOD). Furthermore, the gap-fill material may include silicon nitride. In this case the silicon nitride may be gap-filled using silicon nitride used as a liner. - The
trenches 54 are formed in theactive regions 53 and theisolation regions 52 at the same time. Thetrench 54 may be formed deeper in theisolation region 52 than in theactive region 53 because of a difference between the etch rates of theactive region 53 and theisolation region 52. - Prior to the formation of the
burial gate electrodes 56, agate insulation layer 55 may be formed over surfaces of thetrenches 54. Theburial gate electrodes 56 are formed by forming a metal containing layer so that thetrenches 54 are gap-filled and then performing an etch-back. The metal-containing layer may include a material including metal, such as titanium (Ti), tantalum (Ta), or tungsten (W), as a major ingredient. The metal-containing layer may include any one selected from the group consisting of tantalum nitride (TaN), titanium nitride (TiN), tungsten nitride (WN), and tungsten (W). For example, theburial gate electrode 56 may include TiN, TaN, or W solely or may have a dual-layer layer, such as TiN/W or TaN/W in which W is stacked on TiN or TaN. Furthermore, theburial gate electrode 56 may include a dual-layer layer, such WN/W in which W is stacked on WN. In addition, theburial gate electrode 56 may include a metal material having low resistance. - A
sealing layer 57 is formed over theburial gate electrodes 56. Thesealing layer 57 may gap-fill thetrenches 54 on theburial gate electrodes 56. Thesealing layer 57 may function to protect theburial gate electrode 56 in a subsequent process. Thesealing layer 57 may include an insulating material. Thesealing layer 57 may include silicon nitride. - After forming the first
interlayer insulation layer 58, bit line contact holes 59 are formed by etching the firstinterlayer insulation layer 58 and thesealing layer 57. The bit line contact plugs 60 are formed by forming a conductive layer in the bit line contact holes 59. Bit line structures, each including thebit line 61 and a bit linehard mask layer 62, are formed over the respective bit line contact plugs 60. The bitline contact plug 60 may include a polysilicon layer or a metal-containing layer. Thebit line 61 may include a tungsten layer and may include a barrier layer, such as Ti/TiN, and a tungsten layer on the barrier layer. The bit linehard mask layer 62 may include silicon nitride. -
Spacers 63 are formed over both sidewalls of each of the bit line structures. Next, after forming a secondinterlayer insulation layer 64, storage node contact holes 65 are formed by etching the secondinterlayer insulation layer 64, the firstinterlayer insulation layer 58, and thesealing layer 57. After forming sacrificial spacers (not shown) on the sidewalls of the storage node contact holes 65, thefirst plugs 66 recessed in the storage node contact holes 65 are formed. Theair gaps 67 are formed by removing the sacrificial spacers. - Next, the capping layers 68 are formed by oxidizing the surfaces of the first plugs 66, and the capping layers 68 are selectively removed so that the surfaces of the
first plugs 66 are exposed. This process may be performed after an etch-back process for forming the passivation layers 69. Theair gaps 67 are capped with the respective capping layers 68. Thepassivation layer 69 protects thecapping layer 68. - After forming the ohmic contact layers 70 on the
first plugs 66 by using metal silicide, the second plugs 71 are formed over the respective ohmic contact layers 70. Thesecond plug 71 may include a metal-containing layer. Thesecond plug 71 may include a tungsten layer. Although not shown, thesecond plug 71 may further include a barrier layer. Accordingly, thesecond plug 71 may have a stack structure including the barrier layer and the metal-containing layer. The barrier layer may include a material including titanium (Ti). The barrier layer may be made of titanium (Ti) solely or may be formed by stacking titanium (Ti) and titanium nitride (TiN). - The
storage node 72 of a capacitor is formed over thesecond plug 71. Thestorage node 72 may have a cylinder type and may have a pillar type in other embodiments. Although not shown, a dielectric layer and a plate node may be further formed over thestorage node 72. - The semiconductor device according to the aforementioned embodiments may be applied to dynamic random access memory (DRAM), but is not limited thereto. The semiconductor device may be applied to static random access memory (SRAM), flash memory, ferroelectric random access memory (FeRAM), magnetic random access memory (MRAM), and phase change random access memory (PRAM), for example.
-
FIG. 5 is a schematic diagram of a memory card. - Referring to
FIG. 5 , thememory card 200 may include acontroller 210 andmemory 220. Thecontroller 210 and thememory 220 may exchange electric signals. For example, thememory 220 and thecontroller 210 may exchange data in response to an instruction from thecontroller 210. Accordingly, thememory card 200 may store data in thememory 220 or externally output data from thememory 220. Thememory 220 may include air gaps and plugs, such as those described above. Thememory card 200 may be used as a variety of data storage media for a variety of handheld devices. For example thememory card 200 may include a memory stick card, a smart media (SM) card, a secure digital (SD) card, a mini-secure digital (mini SD) card or a multi-media card (MMC), etc. -
FIG. 6 is a block diagram of an electronic system. - Referring to
FIG. 6 , theelectronic system 300 may include aprocessor 310, an I/O device 330, and achip 320. Theprocessor 310, the I/O device 330, and thechip 320 may communicate data with each other by using abus 340. Theprocessor 310 may function to execute a program and control theelectronic system 300. The I/O device 330 may be used to input or output the data of theelectronic system 300. Theelectronic system 300 may be connected to an external device, for example, a personal computer or a network through the I/O device 330 and may exchange data with the external device. Thechip 320 may store a code and data for the operation of theprocessor 310 and process part of an operation assigned by theprocessor 310. For example, thechip 320 may include air gaps and plugs, such as those described above. Theelectronic system 300 may form a variety of electronic control devices that require thechip 320. For example, theelectronic system 300 may be used in mobile phones, MP3 players, navigators, solid state disks (SSDs), and household appliances. - This technology has an advantage in that it may reduce parasitic capacitance due to the air gap having a low dielectric constant because the air gap is formed between the conductive structures.
- Furthermore this technology is advantageous in that the air gap may be preven ted from being opened in a subsequent process because the passivation layer is formed over the capping layer that caps the air gap and thus the air gap may be stably capped.
- While the present invention has been described with respect to the specific embodiments, it will be apparent to those skilled in the art that various changes and modifications may be made without departing from the spirit and scope of the invention as defined in the following claims.
Claims (7)
1-14. (canceled)
15. A semiconductor device comprising:
a plurality of bit line structures formed over a substrate;
storage node contact holes formed to have sidewalls of the bit line structures exposed therethrough;
silicon plugs recessed and formed in the respective storage node contact holes;
air gaps formed between the sidewalls of the bit line structures and the silicon plugs;
capping layer patterns formed over the air gaps;
passivation layers formed over the respective capping layer patterns; and
metal plugs formed over the respective silicon plugs,
wherein the air gaps are capped with the respective capping layer patterns and passivation layers.
16. The semiconductor device of claim 15 , wherein the capping layer patterns comprise oxide of the silicon plugs.
17. The semiconductor device of claim 15 , wherein the passivation layers are formed of a spacer type, which covers upper sides and sidewalls of the storage node contact holes.
18. The semiconductor device of claim 15 , wherein the passivation layers comprise silicon nitride.
19. The semiconductor device of claim 15 , wherein:
each silicon plug comprises a polysilicon layer, and
each metal plug comprises a tungsten layer.
20. The semiconductor device of claim 15 , further comprising:
metal silicide formed between the silicon plugs and the metal plugs.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/043,265 US20160172304A1 (en) | 2012-12-26 | 2016-02-12 | Semiconductor device including air gaps and method of fabricating the same |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2012-0153806 | 2012-12-26 | ||
KR1020120153806A KR102001511B1 (en) | 2012-12-26 | 2012-12-26 | Semiconductor device with air gap and method for fabricating the same |
US13/801,033 US9293362B2 (en) | 2012-12-26 | 2013-03-13 | Semiconductor device including air gaps and method of fabricating the same |
US15/043,265 US20160172304A1 (en) | 2012-12-26 | 2016-02-12 | Semiconductor device including air gaps and method of fabricating the same |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/801,033 Division US9293362B2 (en) | 2012-12-26 | 2013-03-13 | Semiconductor device including air gaps and method of fabricating the same |
Publications (1)
Publication Number | Publication Date |
---|---|
US20160172304A1 true US20160172304A1 (en) | 2016-06-16 |
Family
ID=50973737
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/801,033 Active US9293362B2 (en) | 2012-12-26 | 2013-03-13 | Semiconductor device including air gaps and method of fabricating the same |
US15/043,265 Pending US20160172304A1 (en) | 2012-12-26 | 2016-02-12 | Semiconductor device including air gaps and method of fabricating the same |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/801,033 Active US9293362B2 (en) | 2012-12-26 | 2013-03-13 | Semiconductor device including air gaps and method of fabricating the same |
Country Status (3)
Country | Link |
---|---|
US (2) | US9293362B2 (en) |
KR (1) | KR102001511B1 (en) |
CN (1) | CN103903994B (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9941352B1 (en) | 2016-10-05 | 2018-04-10 | International Business Machines Corporation | Transistor with improved air spacer |
US10559655B1 (en) * | 2018-12-05 | 2020-02-11 | United Microelectronics Corp. | Semiconductor device and method for manufacturing the same |
US10622249B2 (en) * | 2017-09-29 | 2020-04-14 | SK Hynix Inc. | Semiconductor device with air gap and method for fabricating the same |
US10978484B2 (en) * | 2017-08-29 | 2021-04-13 | Micron Technology, Inc. | Methods used in forming an array of memory cells |
US11895821B2 (en) | 2020-07-16 | 2024-02-06 | Changxin Memory Technologies, Inc. | Semiconductor structure and manufacturing method thereof |
US11955371B2 (en) | 2020-08-13 | 2024-04-09 | Changxin Memory Technologies, Inc. | Semiconductor device and method for preparing semiconductor device |
Families Citing this family (53)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20130039525A (en) * | 2011-10-12 | 2013-04-22 | 에스케이하이닉스 주식회사 | Semiconductor device with damascene bitline and method for fabricating the same |
KR101978969B1 (en) * | 2013-06-17 | 2019-05-17 | 삼성전자주식회사 | Semiconductor device |
KR102033496B1 (en) * | 2013-07-12 | 2019-10-17 | 에스케이하이닉스 주식회사 | Semiconductor device with air gap and method for fabricating the same |
KR102094476B1 (en) * | 2013-08-27 | 2020-03-30 | 삼성전자주식회사 | Semiconductor device and method of manufacturing the semiconductor device |
KR102198857B1 (en) * | 2014-01-24 | 2021-01-05 | 삼성전자 주식회사 | Semiconductor device having landing pad |
US9679852B2 (en) | 2014-07-01 | 2017-06-13 | Micron Technology, Inc. | Semiconductor constructions |
KR102186928B1 (en) * | 2014-07-18 | 2020-12-04 | 삼성전자주식회사 | Methods of forming patterns and methods of manufacturing semiconductor devices using the same |
KR102238951B1 (en) * | 2014-07-25 | 2021-04-12 | 에스케이하이닉스 주식회사 | Semiconductor device with air gap and method for fabricating the same |
CN105514025B (en) * | 2014-09-26 | 2018-05-25 | 华邦电子股份有限公司 | The method that the air gap is formed between conducting wire |
KR20160148795A (en) * | 2015-06-16 | 2016-12-27 | 삼성전자주식회사 | Semiconductor device and method for manufacturing the same |
KR102444838B1 (en) * | 2015-06-30 | 2022-09-22 | 에스케이하이닉스 주식회사 | Semiconductor device with air gap and method for fabricating the same |
KR102395192B1 (en) | 2015-11-27 | 2022-05-06 | 삼성전자주식회사 | Semiconductor device having air spacers and method for manufacturing the same |
US9899320B2 (en) * | 2016-02-05 | 2018-02-20 | Taiwan Semiconductor Manufacturing Co., Ltd. | Interconnection and manufacturing method thereof |
CN106128996A (en) * | 2016-06-24 | 2016-11-16 | 武汉新芯集成电路制造有限公司 | A kind of forming method of seamless polysilicon plug |
US9892961B1 (en) | 2016-08-09 | 2018-02-13 | International Business Machines Corporation | Air gap spacer formation for nano-scale semiconductor devices |
KR102489949B1 (en) | 2016-12-13 | 2023-01-17 | 삼성전자주식회사 | Semiconductor device and method for fabricating the same |
KR20180071463A (en) | 2016-12-19 | 2018-06-28 | 삼성전자주식회사 | Semiconductor memory device |
CN108269758B (en) | 2016-12-29 | 2019-08-23 | 联华电子股份有限公司 | The production method of semiconductor element |
CN108573926B (en) * | 2017-03-09 | 2020-01-21 | 联华电子股份有限公司 | Semiconductor memory device and method of manufacturing the same |
KR102262024B1 (en) | 2017-04-03 | 2021-06-09 | 삼성전자주식회사 | Semiconductor devices |
US10559571B2 (en) * | 2017-04-13 | 2020-02-11 | Samsung Electronics Co., Ltd. | Methods of fabricating semiconductor memory devices |
US10056289B1 (en) | 2017-04-20 | 2018-08-21 | International Business Machines Corporation | Fabrication of vertical transport fin field effect transistors with a self-aligned separator and an isolation region with an air gap |
CN108807402B (en) * | 2017-05-05 | 2021-09-14 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor device, manufacturing method thereof and electronic device |
CN109994429B (en) | 2017-12-29 | 2021-02-02 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor device and method of forming the same |
US10651292B2 (en) * | 2018-02-19 | 2020-05-12 | Taiwan Semiconductor Manufacturing Co., Ltd. | Dual metal via for contact resistance reduction |
KR102444707B1 (en) * | 2018-03-26 | 2022-09-19 | 에스케이하이닉스 주식회사 | Semiconductor device with ultra low k spacer and method for fabricating the same |
TWI649838B (en) | 2018-04-10 | 2019-02-01 | 華邦電子股份有限公司 | Semiconductor device and method of manufacturing same |
US10347643B1 (en) | 2018-06-07 | 2019-07-09 | Micron Technology, Inc. | Methods of forming integrated assemblies having dielectric regions along conductive structures |
US10535378B1 (en) * | 2018-07-19 | 2020-01-14 | Micron Technology, Inc. | Integrated assemblies which include non-conductive-semiconductor-material and conductive-semiconductor-material, and methods of forming integrated assemblies |
US10707215B2 (en) * | 2018-08-22 | 2020-07-07 | Micron Technology, Inc. | Methods of forming semiconductor devices, and related semiconductor devices, memory devices, and electronic systems |
US10868142B2 (en) | 2018-10-31 | 2020-12-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Gate spacer structure and method of forming same |
US20200152639A1 (en) * | 2018-11-08 | 2020-05-14 | Nanya Technology Corporation | Semiconductor structure and manufacturing method thereof |
US10756093B1 (en) * | 2019-03-06 | 2020-08-25 | Micron Technology, Inc. | Methods of forming integrated assemblies |
CN111785718B (en) * | 2019-04-03 | 2023-03-17 | 华邦电子股份有限公司 | Dynamic random access memory and manufacturing method thereof |
US11094578B2 (en) * | 2019-05-22 | 2021-08-17 | Nanya Technology Corporation | Semiconductor structure and method for manufacturing the same |
US10978295B2 (en) * | 2019-06-19 | 2021-04-13 | Micron Technology, Inc. | Epitaxial growth on semiconductor structures |
US11063051B2 (en) * | 2019-08-07 | 2021-07-13 | Nanya Technology Corporation | Semiconductor device and method for fabricating the same |
US11145540B2 (en) * | 2019-08-08 | 2021-10-12 | Nanya Technology Corporation | Semiconductor structure having air gap dielectric and the method of preparing the same |
CN113496952B (en) * | 2020-04-08 | 2023-06-09 | 长鑫存储技术有限公司 | Semiconductor structure and manufacturing method thereof |
CN111653568B (en) * | 2020-06-01 | 2023-02-03 | 中国科学院微电子研究所 | Semiconductor structure and manufacturing method thereof, DRAM (dynamic random Access memory) and semiconductor chip |
CN111900166B (en) * | 2020-06-22 | 2023-12-05 | 中国科学院微电子研究所 | Semiconductor structure and manufacturing method thereof |
KR20220006384A (en) | 2020-07-08 | 2022-01-17 | 에스케이하이닉스 주식회사 | Semiconductor device and manufacturing method of semiconductor device |
CN113948476A (en) * | 2020-07-16 | 2022-01-18 | 长鑫存储技术有限公司 | Semiconductor structure and preparation method thereof |
US11574870B2 (en) | 2020-08-11 | 2023-02-07 | Micron Technology, Inc. | Microelectronic devices including conductive structures, and related methods |
US11456208B2 (en) | 2020-08-11 | 2022-09-27 | Micron Technology, Inc. | Methods of forming apparatuses including air gaps between conductive lines and related apparatuses, memory devices, and electronic systems |
US11715692B2 (en) | 2020-08-11 | 2023-08-01 | Micron Technology, Inc. | Microelectronic devices including conductive rails, and related methods |
WO2022057342A1 (en) * | 2020-09-18 | 2022-03-24 | 长鑫存储技术有限公司 | Semiconductor structure and manufacturing method therefor |
EP3998631B1 (en) * | 2020-09-18 | 2024-01-24 | Changxin Memory Technologies, Inc. | Semiconductor structure and manufacturing method therefor |
CN112864097B (en) * | 2021-01-14 | 2022-06-24 | 长鑫存储技术有限公司 | Semiconductor structure and manufacturing method thereof |
CN113097210B (en) * | 2021-03-31 | 2022-05-03 | 长鑫存储技术有限公司 | Semiconductor structure and preparation method thereof |
CN113161295B (en) * | 2021-04-07 | 2022-04-12 | 长鑫存储技术有限公司 | Semiconductor device and method for manufacturing the same |
CN113594098B (en) * | 2021-07-30 | 2023-11-17 | 福建省晋华集成电路有限公司 | Semiconductor device and method for manufacturing the same |
CN114566467B (en) * | 2022-04-29 | 2022-07-22 | 长鑫存储技术有限公司 | Semiconductor device forming method and semiconductor device |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6191455B1 (en) * | 1997-03-12 | 2001-02-20 | Nec Corporation | Semi-conductor device protected by electrostatic protection device from electrostatic discharge damage |
US6211079B1 (en) * | 1998-07-18 | 2001-04-03 | United Microelectronics Corp. | Method for fabricating interconnects of a dynamic random access memory (DRAM) |
US20130320550A1 (en) * | 2012-05-31 | 2013-12-05 | Jun Ki Kim | Semiconductor device with air gap and method for fabricating the same |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4240195A (en) * | 1978-09-15 | 1980-12-23 | Bell Telephone Laboratories, Incorporated | Dynamic random access memory |
GB9105943D0 (en) * | 1991-03-20 | 1991-05-08 | Philips Nv | A method of manufacturing a semiconductor device |
KR100224729B1 (en) * | 1996-12-10 | 1999-10-15 | 윤종용 | Ferroelectric capacitor for semiconductor device and fabricating method thereof |
KR100385951B1 (en) * | 2001-01-17 | 2003-06-02 | 삼성전자주식회사 | Semiconductor memory device having multi-layer storage node contact plug and fabrication method thereof |
US6566282B2 (en) * | 2001-06-21 | 2003-05-20 | United Microelectronics Corp. | Method of forming a silicon oxide layer |
US7816188B2 (en) * | 2001-07-30 | 2010-10-19 | Sandisk 3D Llc | Process for fabricating a dielectric film using plasma oxidation |
US7416945B1 (en) * | 2007-02-19 | 2008-08-26 | Freescale Semiconductor, Inc. | Method for forming a split gate memory device |
KR100881728B1 (en) * | 2007-05-04 | 2009-02-06 | 주식회사 하이닉스반도체 | Semiconductor device with ruthenium electrode and method for fabricating the same |
KR101564052B1 (en) * | 2009-05-11 | 2015-10-28 | 삼성전자주식회사 | .Semiconductor device and method of manufacturing the same |
KR101164972B1 (en) * | 2010-12-31 | 2012-07-12 | 에스케이하이닉스 주식회사 | Semiconductor device with air gap spacer and method for manufacturing the same |
KR20130137393A (en) * | 2012-06-07 | 2013-12-17 | 에스케이하이닉스 주식회사 | Semiconductor device with spacer for capping air-gap and method for manufacturing the same |
-
2012
- 2012-12-26 KR KR1020120153806A patent/KR102001511B1/en active IP Right Grant
-
2013
- 2013-03-13 US US13/801,033 patent/US9293362B2/en active Active
- 2013-06-21 CN CN201310248767.1A patent/CN103903994B/en active Active
-
2016
- 2016-02-12 US US15/043,265 patent/US20160172304A1/en active Pending
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6191455B1 (en) * | 1997-03-12 | 2001-02-20 | Nec Corporation | Semi-conductor device protected by electrostatic protection device from electrostatic discharge damage |
US6211079B1 (en) * | 1998-07-18 | 2001-04-03 | United Microelectronics Corp. | Method for fabricating interconnects of a dynamic random access memory (DRAM) |
US20130320550A1 (en) * | 2012-05-31 | 2013-12-05 | Jun Ki Kim | Semiconductor device with air gap and method for fabricating the same |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9941352B1 (en) | 2016-10-05 | 2018-04-10 | International Business Machines Corporation | Transistor with improved air spacer |
US10164007B2 (en) | 2016-10-05 | 2018-12-25 | International Business Machines Corporation | Transistor with improved air spacer |
US10978484B2 (en) * | 2017-08-29 | 2021-04-13 | Micron Technology, Inc. | Methods used in forming an array of memory cells |
US10622249B2 (en) * | 2017-09-29 | 2020-04-14 | SK Hynix Inc. | Semiconductor device with air gap and method for fabricating the same |
US10559655B1 (en) * | 2018-12-05 | 2020-02-11 | United Microelectronics Corp. | Semiconductor device and method for manufacturing the same |
US11895821B2 (en) | 2020-07-16 | 2024-02-06 | Changxin Memory Technologies, Inc. | Semiconductor structure and manufacturing method thereof |
US11955371B2 (en) | 2020-08-13 | 2024-04-09 | Changxin Memory Technologies, Inc. | Semiconductor device and method for preparing semiconductor device |
Also Published As
Publication number | Publication date |
---|---|
CN103903994B (en) | 2017-12-15 |
US20140175659A1 (en) | 2014-06-26 |
KR20140085654A (en) | 2014-07-08 |
KR102001511B1 (en) | 2019-07-19 |
US9293362B2 (en) | 2016-03-22 |
CN103903994A (en) | 2014-07-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9293362B2 (en) | Semiconductor device including air gaps and method of fabricating the same | |
US9460964B2 (en) | Method for forming void-free polysilicon and method for fabricating semiconductor device using the same | |
US8822335B2 (en) | Semiconductor device with air gap and method for fabricating the same | |
US9627252B2 (en) | Semiconductor device with air gap and method of fabricating the same | |
US8999797B2 (en) | Semiconductor device with air gaps and method for fabricating the same | |
US9337202B2 (en) | Semiconductor device with air gap and method for fabricating the same | |
US9514980B2 (en) | Semiconductor device with air gap and method for fabricating the same | |
US9640426B2 (en) | Semiconductor device with self-aligned air gap and method for fabricating the same | |
US9466603B2 (en) | Semiconductor device with air gap and method for fabricating the same | |
KR20150053020A (en) | Semiconductor device with air gap and method for fabricating the same | |
KR20140083756A (en) | Semiconductor device with air gap and method for fabricating the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |