US20150287742A1 - Thin film transistor substrate and method for producing same - Google Patents
Thin film transistor substrate and method for producing same Download PDFInfo
- Publication number
- US20150287742A1 US20150287742A1 US13/699,377 US201113699377A US2015287742A1 US 20150287742 A1 US20150287742 A1 US 20150287742A1 US 201113699377 A US201113699377 A US 201113699377A US 2015287742 A1 US2015287742 A1 US 2015287742A1
- Authority
- US
- United States
- Prior art keywords
- capacitor
- film
- electrode
- insulating film
- semiconductor layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000000758 substrate Substances 0.000 title claims description 101
- 238000004519 manufacturing process Methods 0.000 title claims description 29
- 239000010409 thin film Substances 0.000 title claims description 26
- 239000003990 capacitor Substances 0.000 claims abstract description 226
- 239000004065 semiconductor Substances 0.000 claims abstract description 184
- 239000000463 material Substances 0.000 claims abstract description 5
- 239000010408 film Substances 0.000 claims description 195
- 239000010410 layer Substances 0.000 claims description 183
- 238000000137 annealing Methods 0.000 claims description 38
- 239000011229 interlayer Substances 0.000 claims description 32
- 229910007541 Zn O Inorganic materials 0.000 claims description 20
- 229910052751 metal Inorganic materials 0.000 claims description 20
- 239000002184 metal Substances 0.000 claims description 20
- 238000000034 method Methods 0.000 claims description 19
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 claims description 14
- 239000010936 titanium Substances 0.000 claims description 14
- 229910052719 titanium Inorganic materials 0.000 claims description 14
- 239000011159 matrix material Substances 0.000 claims description 9
- 238000004544 sputter deposition Methods 0.000 claims description 9
- 229910052782 aluminium Inorganic materials 0.000 claims description 8
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 7
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 7
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 6
- 238000005530 etching Methods 0.000 claims description 4
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 3
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 3
- 238000000576 coating method Methods 0.000 claims description 3
- 229910052802 copper Inorganic materials 0.000 claims description 3
- 239000010949 copper Substances 0.000 claims description 3
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 3
- 239000003989 dielectric material Substances 0.000 description 15
- 230000001681 protective effect Effects 0.000 description 12
- 239000004973 liquid crystal related substance Substances 0.000 description 10
- 239000011241 protective layer Substances 0.000 description 7
- 238000005229 chemical vapour deposition Methods 0.000 description 6
- 239000011521 glass Substances 0.000 description 5
- 238000003860 storage Methods 0.000 description 5
- 238000010586 diagram Methods 0.000 description 4
- 239000002356 single layer Substances 0.000 description 4
- 239000000126 substance Substances 0.000 description 4
- QTBSBXVTEAMEQO-UHFFFAOYSA-N Acetic acid Chemical compound CC(O)=O QTBSBXVTEAMEQO-UHFFFAOYSA-N 0.000 description 3
- MUBZPKHOEPUJKR-UHFFFAOYSA-N Oxalic acid Chemical compound OC(=O)C(O)=O MUBZPKHOEPUJKR-UHFFFAOYSA-N 0.000 description 3
- 230000007423 decrease Effects 0.000 description 3
- 229910052760 oxygen Inorganic materials 0.000 description 3
- 238000000206 photolithography Methods 0.000 description 3
- 229910000838 Al alloy Inorganic materials 0.000 description 2
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 description 2
- 229910045601 alloy Inorganic materials 0.000 description 2
- 239000000956 alloy Substances 0.000 description 2
- 229910021417 amorphous silicon Inorganic materials 0.000 description 2
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 2
- 229910052804 chromium Inorganic materials 0.000 description 2
- 238000009792 diffusion process Methods 0.000 description 2
- 239000000203 mixture Substances 0.000 description 2
- 239000001301 oxygen Substances 0.000 description 2
- 239000011347 resin Substances 0.000 description 2
- 229920005989 resin Polymers 0.000 description 2
- GRYLNZFGIOXLOG-UHFFFAOYSA-N Nitric acid Chemical compound O[N+]([O-])=O GRYLNZFGIOXLOG-UHFFFAOYSA-N 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- 101100214497 Solanum lycopersicum TFT5 gene Proteins 0.000 description 1
- 229910000147 aluminium phosphate Inorganic materials 0.000 description 1
- 238000004380 ashing Methods 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000002474 experimental method Methods 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- AMGQUBHHOARCQH-UHFFFAOYSA-N indium;oxotin Chemical compound [In].[Sn]=O AMGQUBHHOARCQH-UHFFFAOYSA-N 0.000 description 1
- 229910017604 nitric acid Inorganic materials 0.000 description 1
- 235000006408 oxalic acid Nutrition 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136213—Storage capacitors associated with the pixel electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1222—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer
- H01L27/1225—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer with semiconductor materials not belonging to the group IV of the periodic table, e.g. InGaZnO
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/124—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1255—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs integrated with passive devices, e.g. auxiliary capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1259—Multistep manufacturing methods
- H01L27/1262—Multistep manufacturing methods with a particular formation, treatment or coating of the substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1259—Multistep manufacturing methods
- H01L27/127—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1259—Multistep manufacturing methods
- H01L27/1288—Multistep manufacturing methods employing particular masking sequences or specially adapted masks, e.g. half-tone mask
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136286—Wiring, e.g. gate line, drain line
Definitions
- the present invention relates to thin film transistor substrates and manufacturing methods thereof, and more particularly to thin film transistor substrates having auxiliary capacitors and manufacturing methods thereof.
- Active matrix liquid crystal display panels include a TFT substrate having, e.g., a thin film transistor (hereinafter also referred to as the “TFT”) provided as a switching element in each pixel as a minimum unit of an image, a counter substrate placed so as to face the TFT substrate, and a liquid crystal layer enclosed between the substrates.
- TFT substrate e.g., a thin film transistor (hereinafter also referred to as the “TFT”) provided as a switching element in each pixel as a minimum unit of an image
- a counter substrate placed so as to face the TFT substrate, and a liquid crystal layer enclosed between the substrates.
- an auxiliary capacitor is provided in each pixel in order to stably retain charge of the liquid crystal layer in each pixel, namely a liquid crystal capacitor.
- Patent Document 1 discloses a method for manufacturing a TFT substrate having storage capacitors (corresponding to the auxiliary capacitors) by using four masks.
- Each storage capacitor is formed by: a stacked pattern of a semiconductor pattern comprised of a semiconductor such as amorphous silicon, a contact layer pattern comprised of amorphous silicon heavily doped with N-type impurities such as phosphorus, etc., and a storage capacitor conductive pattern comprised of a conductive substance such as Mo or a MoW alloy, Cr, Al or an Al alloy, or Ta; a storage electrode provided so as to be located below the stacked pattern, and comprised of a conductive substance such as Mo or a MoW alloy, Cr, Al or an Al alloy, or Ta; and a gate insulating film provided between the stacked pattern and the storage electrode.
- PATENT DOCUMENT 1 Japanese Patent No. 3756363
- Patent Document 1 if a semiconductor layer is stacked on one of a pair of electrodes of each auxiliary capacitor in the TFT substrate having the auxiliary capacitors, electric capacitance of the auxiliary capacitor is varied by a voltage that is applied between the pair of electrodes. This decreases display quality of liquid crystal display panels including such a TFT substrate.
- the present invention was developed in view of the above problem, and it is an object of the present invention to suppress variation in electric capacitance of an auxiliary capacitor due to semiconductor.
- a capacitor intermediate layer provided using an oxide semiconductor is made conductive.
- a thin film transistor substrate includes: a plurality of pixel electrodes arranged in a matrix pattern; a plurality of thin film transistors respectively provided for the pixels electrodes and respectively connected to the pixel electrodes; and a plurality of auxiliary capacitors respectively provided for the pixel electrodes, wherein each of the thin film transistors includes a gate electrode provided on a substrate, a gate insulating film provided so as to cover the gate electrode, a semiconductor layer comprised of an oxide semiconductor and having a channel region provided on the gate insulating film so as to overlap the gate electrode, and a source electrode and a drain electrode which are provided on the semiconductor layer so as to be separated from each other with the channel region interposed therebetween, each of the auxiliary capacitors includes a capacitor line comprised of a same material as the gate electrode and provided in a same layer as the gate electrode, the gate insulating film provided so as to cover the capacitor line, a capacitor intermediate layer provided using the oxide semiconductor and provided on the gate insulating film so as to overlap the capacitor
- the capacitor intermediate layer provided in the same layer as the semiconductor layer comprised of an oxide semiconductor and forming the thin film transistor has a conductive property rather than a semiconductor property
- the gate insulating film is the only dielectric material that retains charge when a voltage is applied between the capacitor line and the capacitor electrode.
- the gate insulating film and the capacitor intermediate layer having a semiconductor property are the dielectric material that retains charge when a voltage is applied between the capacitor line and the capacitor electrode.
- the capacitor electrode may be a part of the drain electrode.
- the auxiliary capacitor is specifically formed by the stacked structure of the capacitor line, the gate insulating film, the capacitor intermediate layer, and the drain electrode.
- a productive film may be provided on the semiconductor layer so as to cover at least the channel region, and the capacitor intermediate layer may be exposed from the protective layer.
- the protective film is provided on the channel region of the semiconductor layer, and the capacitor intermediate layer is exposed from the protective layer.
- the channel region of the semiconductor layer is not made conductive, and the semiconductor property of the channel region is maintained.
- the capacitor electrode may be a part of the pixel electrode.
- the auxiliary capacitor is specifically formed by the stacked structure of the capacitor line, the gate insulating film, the capacitor intermediate layer, and the pixel electrode.
- An interlayer insulating film may be provided on each of the thin film transistors, and the capacitor intermediate layer may be exposed from the interlayer insulating film.
- the interlayer insulating film is provided on each of the thin film transistors, and the capacitor intermediate layer is exposed from the interlayer insulating film.
- the semiconductor layer forming the thin film transistor is not made conductive, and the semiconductor property of the semiconductor layer can be maintained.
- a method for manufacturing a thin film transistor substrate according to the present invention is a method for manufacturing a thin film transistor substrate including a plurality of pixel electrodes arranged in a matrix pattern, a plurality of thin film transistors respectively provided for the pixels electrodes and respectively connected to the pixel electrodes, and a plurality of auxiliary capacitors respectively provided for the pixel electrodes, wherein each of the thin film transistors includes a gate electrode provided on a substrate, a gate insulating film provided so as to cover the gate electrode, a semiconductor layer comprised of an oxide semiconductor and having a channel region provided on the gate insulating film so as to overlap the gate electrode, and a source electrode and a drain electrode which are provided on the semiconductor layer so as to be separated from each other with the channel region interposed therebetween, each of the auxiliary capacitors includes a capacitor line comprised of a same material as the gate electrode and provided in a same layer as the gate electrode, the gate insulating film provided so as to cover the capacitor line, a capacitor intermediate layer provided using the oxide semiconductor and provided
- both the semiconductor layer, which is comprised of an oxide semiconductor and has the channel region provided so as to overlap the gate electrode, and the another semiconductor layer, which is provided so as to overlap the capacitor line and will serve as the capacitor intermediate layer, are formed on the gate insulating film.
- the another semiconductor layer exposed from the protective film overlapping the channel region is made conductive by vacuum annealing, thereby forming the capacitor intermediate layer from the another semiconductor layer while maintaining the semiconductor property of the semiconductor layer.
- the gate insulating film and the capacitor intermediate layer having a semiconductor property are the dielectric material that retains charge when a voltage is applied between the capacitor line and the capacitor electrode.
- the gate insulating film is the only dielectric material that retains charge when a voltage is applied between the capacitor line and the capacitor electrode (the drain electrode). Thus, not only the electric capacitance of the auxiliary capacitor is stabilized, but also the electric capacitance of the auxiliary capacitor is increased.
- a method for manufacturing a thin film transistor substrate according to the present invention is a method for manufacturing a thin film transistor substrate including a plurality of pixel electrodes arranged in a matrix pattern, a plurality of thin film transistors respectively provided for the pixels electrodes and respectively connected to the pixel electrodes, and a plurality of auxiliary capacitors respectively provided for the pixel electrodes, wherein each of the thin film transistors includes a gate electrode provided on a substrate, a gate insulating film provided so as to cover the gate electrode, a semiconductor layer comprised of an oxide semiconductor and having a channel region provided on the gate insulating film so as to overlap the gate electrode, and a source electrode and a drain electrode which are provided on the semiconductor layer so as to be separated from each other with the channel region interposed therebetween, each of the auxiliary capacitors includes a capacitor line comprised of a same material as the gate electrode and provided in a same layer as the gate electrode, the gate insulating film provided so as to cover the capacitor line, a capacitor intermediate layer provided using the oxide semiconductor and provided
- both the semiconductor layer, which is comprised of an oxide semiconductor and has the channel region C provided so as to overlap the gate electrode, and the another semiconductor layer, which is provided so as to overlap the capacitor line and will serve as the capacitor intermediate layer, are formed on the gate insulating film.
- the another semiconductor layer exposed from the interlayer insulating film overlapping the channel region is made conductive by vacuum annealing, thereby forming the capacitor intermediate layer from the another semiconductor layer while maintaining the semiconductor property of the semiconductor layer.
- the gate insulating film and the capacitor intermediate layer having a semiconductor property are the dielectric material that retains charge when a voltage is applied between the capacitor line and the capacitor electrode.
- the gate insulating film is the only dielectric material that retains charge when a voltage is applied between the capacitor line and the capacitor electrode.
- the thin film transistor substrate is manufactured by using a total of four photomasks, namely a photomask used in the first step, a photomask (capable of providing halftone exposure) used in the second step, a photomask used in the third step, and a photomask used in the fourth step, manufacturing cost of the thin film transistor substrate is reduced.
- the capacitor intermediate layer provided using an oxide semiconductor is conductive, variation in electric capacitance of the auxiliary capacitor due to the semiconductor can be suppressed.
- FIG. 1 is a plan view of a TFT substrate according to a first embodiment.
- FIG. 2 is a cross-sectional view of the TFT substrate taken along line II-II in FIG. 1 .
- FIGS. 3A-3E are diagrams illustrating in cross section a manufacturing process of the TFT substrate according to the first embodiment.
- FIG. 4 is a graph showing TFT characteristics in a first experimental example.
- FIG. 5 is a graph showing TFT characteristics in a second experimental example.
- FIG. 6 is a graph showing the relation between the annealing temperature and the surface resistivity in a third experimental example.
- FIG. 7 is a graph showing the relation between the annealing time and the specific electric resistance in a fourth experimental example.
- FIG. 8 is a plan view of a TFT substrate according to a second embodiment.
- FIG. 9 is a cross-sectional view of the TFT substrate taken along line IX-IX in FIG. 8 .
- FIGS. 10A-10E are diagrams illustrating in cross section a manufacturing process of the TFT substrate according to the second embodiment.
- FIGS. 1-7 show a first embodiment of a TFT substrate and a manufacturing method thereof according to the present invention.
- FIG. 1 is a plan view of a TFT substrate 30 a of the present embodiment
- FIG. 2 is a cross-sectional view of the TFT substrate 30 a taken along line II-II in FIG. 1 .
- the TFT substrate 30 a includes: an insulating substrate 10 ; a plurality of gate lines 11 a provided on the insulating substrate 10 so as to extend parallel to each other; a plurality of capacitor lines 11 b each provided between adjoining ones of the gate lines 11 a and arranged so as to extend parallel to each other; a plurality of source lines 15 a provided so as to extend parallel to each other in a direction perpendicular to the gate lines 11 a ; a plurality of TFTs 5 a provided at every intersection of the gate line 11 a and the source line 15 a , i.e., in every pixel as a minimum unit of an image; an interlayer insulating film 16 provided so as to cover the TFTs 5 a ; a plurality of pixel electrodes 17 provided in a matrix pattern on the interlayer insulating film 16 ; and an alignment film (not shown) provided so as to cover the pixel electrodes 17 .
- the TFT 5 a includes a gate electrode ( 11 a ) provided on the insulating substrate 10 , a gate insolating film 12 provided so as to cover the gate electrode ( 11 a ), a semiconductor layer 13 a provided on the gate insulating film 12 and having a channel region C placed therein so as to overlap the gate electrode ( 11 a ), a protective film 14 provided so as to cover at least the channel region C of the semiconductor layer 13 a , and a source electrode 15 aa and a drain electrode 15 b which are provided on the semiconductor layer 13 a and placed so as to be separated from each other with the channel region C interposed therebetween.
- the gate electrode ( 11 a ) is a part of the gate line 11 a.
- the source electrode 15 aa is a portion of the source line 15 a which protrudes in the lateral direction so as to form an L-shape. As shown in FIGS. 1-2 , the source electrode 15 aa is connected to the semiconductor layer 13 a via a contact hole 14 a formed in the protective layer 14 .
- the drain electrode 15 b is connected to the pixel electrode 17 via a contact hole 16 a formed in the interlayer insulating film 16 , and is connected to the semiconductor layer 13 a via a contact hole 14 b formed in the protective layer 14 . As shown in FIGS. 1-2 , the drain electrode 15 b overlaps the capacitor line 11 b with both the gate insulating film 12 and a capacitor intermediate layer 13 c interposed therebetween, thereby forming an auxiliary capacitor 6 a.
- the semiconductor layer 13 a is comprised of an In—Ga—Zn—O oxide semiconductor such as, e.g., InGaZnO 4 .
- the capacitor intermediate layer 13 c is comprised of an In—Ga—Zn—O oxide semiconductor such as, e.g., InGaZnO 4 , and as shown in FIG. 2 , is provided so that a large part of the capacitor intermediate layer 13 c is exposed from the protective film 14 .
- the capacitor intermediate layer 13 c is conductive, and is connected to the drain electrode 15 b via a contact hole 14 c formed in the protective film 14 .
- FIGS. 3A-3E are diagrams corresponding to the cross-sectional view of FIG. 2 , illustrating a manufacturing process of the TFT substrate 30 a of the present embodiment.
- the manufacturing method of the present embodiment includes a first step, a second step, a third step, a fourth step, a fifth step, and a sixth step.
- a metal film such as, e.g., a titanium film (about 2,000 ⁇ ) is formed on an entire insulating substrate 10 such as a glass substrate by a sputtering method, and then the metal film is patterned to form a gate line 11 a , a gate electrode ( 11 a ), and a capacitor line 11 b , as shown in FIG. 3A (the first step).
- a metal film such as, e.g., a titanium film (about 2,000 ⁇ ) is formed on an entire insulating substrate 10 such as a glass substrate by a sputtering method, and then the metal film is patterned to form a gate line 11 a , a gate electrode ( 11 a ), and a capacitor line 11 b , as shown in FIG. 3A (the first step).
- a silicon nitride film (thickness: about 200 nm to 500 nm), a silicon oxide film (thickness: about 20 nm to 500 nm), etc. are sequentially formed by a chemical vapor deposition (CVD) method on the entire substrate having formed thereon the gate line 11 a , the gate electrode ( 11 a ), and the capacitor line 11 b , thereby forming a gate insulating film 12 .
- an In—Ga—Zn—O oxide semiconductor film (thickness: about 200 ⁇ to 500 ⁇ ) such as InGaZnO 4 is formed at room temperature by, e.g., a sputtering method or a coating method.
- the oxide semiconductor film is patterned to form a semiconductor layer 13 a and another semiconductor layer 13 b as shown in FIG. 3B (the second step).
- an inorganic insulating film such as, e.g., a silicon oxide film (thickness: about 20 nm to 500 nm) is formed by a CVD method on the entire substrate having formed thereon the semiconductor layer 13 a and the another semiconductor layers 13 b .
- the inorganic insulating film is patterned to form a protective film 14 having contact holes 14 a , 14 b , 14 c as shown in FIG. 3C .
- the substrate having the protective film 14 formed thereon is subjected to vacuum annealing (annealing temperature: 250° C.
- annealing time 5 minutes to 2 hours, and chamber pressure: 10 ⁇ 3 Pa or less
- the annealing temperature exceeds 350° C.
- the glass substrate the insulating substrate 10 a
- the annealing time is in the range of 5 minutes to 2 hours, TFT characteristics can be obtained with high reproducibility.
- the chamber pressure exceeds 10 ⁇ 3 Pa, the oxygen concentration in the chamber increases, and oxygen defects are less likely to occur, whereby the another semiconductor layer 13 b is less likely to be made conductive.
- a titanium film (about 300 ⁇ ) and an aluminum film (about 2,000 ⁇ ), a titanium film (about 300 ⁇ ) and a copper film (about 2,000 ⁇ ), or a titanium film (about 300 ⁇ ), an aluminum film (about 2,000 ⁇ ), and a titanium film (about 1,000 ⁇ ), etc. are sequentially formed by a sputtering method on the entire substrate having the capacitor intermediate layer 13 c formed thereon.
- the metal stacked layer thus formed is patterned (etched with a mixture of acetic acid, phosphoric acid, and nitric acid, and oxalic acid) to form a source line 15 a , a source electrode 15 aa , and a drain electrode 15 b , as shown in FIG. 3D , whereby a TFT 5 a and an auxiliary capacitor 6 a are formed (the fourth step).
- an inorganic insulating film such as, e.g., a silicon oxide film (thickness: about 20 nm to 500 nm) is formed by, e.g., a CVD method on the entire substrate having formed thereon the TFT 5 a and the auxiliary capacitor 6 a .
- the inorganic insulating film is patterned to form an interlayer insulating film 16 having a contact hole 16 a , as shown in FIG. 3E (the fifth step).
- a transparent conductive film such as, e.g., an indium tin oxide (ITO) film (thickness: about 50 nm to 200 nm) is formed by a sputtering method on the entire substrate having the interlayer insulating film 16 formed thereon. Then, the transparent conductive film is patterned to form a pixel electrode 17 as shown in FIG. 2 (the sixth step).
- ITO indium tin oxide
- the TFT substrate 30 a can be manufactured in this manner.
- FIG. 4 is a graph showing TFT characteristics in a first experimental example
- FIG. 5 is a graph showing TFT characteristics in a second experimental example
- FIG. 6 is a graph showing the relation between the annealing temperature and the surface resistivity in a third experimental example
- FIG. 7 is a graph showing the relation between the annealing time and the specific electric resistance in a fourth experimental example.
- a TFT substrate was prepared by performing vacuum annealing at 220° C. for 5 minutes, and TFT characteristics of the TFT substrate thus prepared were measured (see FIG. 4 ).
- a TFT substrate was prepared by performing vacuum annealing at 322° C. for 5 minutes, and TFT characteristics of the TFT substrate thus prepared were measured (see FIG. 5 ).
- the results of the first and second experimental examples show that the another semiconductor layer (the capacitor intermediate layer) exhibits a semiconductor property if the vacuum annealing is performed at a low temperature of 220° C. (see FIG. 4 ), but the another semiconductor layer (the capacitor intermediate layer) exhibits a conductive property if the vacuum annealing is performed at an appropriate temperature of 322° C. (see FIG. 5 ).
- the surface resistivity was measured in an early stage before vacuum annealing (see line “a” in FIG. 6 ), after vacuum annealing at 220° C. for 5 minutes (see line “c” in FIG. 6 ), and after vacuum annealing at 330° C. for 5 minutes (see line “b” in FIG. 6 ) by using a measuring device (MCP-HT450 made by Mitsubishi Chemical Analytech Co., Ltd.).
- the “surface resistivity” ( ⁇ / ⁇ , ohm per square) refers to the resistance per unit area, and is also called the “sheet resistance” or simply the “surface resistance.”
- “S 1 ,” “S 2 ,” and “S 3 ” on the abscissa shows the difference in composition ratio of In—Ga—Zn—O of the semiconductor film.
- the result of the third experimental example shows that, as shown in FIG. 6 , the surface resistivity in the early stage and after the vacuum annealing at 220° C. for 5 minutes is in a range in which TFT characteristics can be obtained (1.0 ⁇ 10 9 ⁇ / ⁇ to 1.0 ⁇ 10 13 ⁇ / ⁇ ), and the surface resistivity after the vacuum annealing at 330° C. for 5 minutes is the surface resistivity like a conductor.
- the result of the fourth experimental result shows that, as shown in FIG. 7 , in the case where the annealing temperature is 220° C., the specific electric resistance decreases as the annealing time increases, but in the case where the annealing temperature is 350° C., the specific electric resistance decreases as the annealing time increases, but the specific electric resistance becomes substantially constant when the annealing time exceeds 0.3 hours.
- the first to fourth experimental examples confirmed that a semiconductor layer comprised of an oxide semiconductor is made conductive by performing appropriate vacuum annealing.
- both the semiconductor layer 13 a which is comprised of an oxide semiconductor and has the channel region C provided so as to overlap the gate electrode ( 11 a ), and the another semiconductor layer 13 b , which is provided so as to overlap the capacitor line 11 b and will serve as the capacitor intermediate layer 13 c , are formed on the gate insulating film 12 .
- the another semiconductor layer 13 b exposed from the protective layer 14 overlapping the channel region C is made conductive by vacuum annealing, thereby forming the capacitor intermediate layer 13 c from the another semiconductor layer 13 b while maintaining the semiconductor property of the semiconductor layer 13 a .
- the capacitor intermediate layer 13 c provided in the same layer as the semiconductor layer 13 a comprised of an oxide semiconductor and forming the TFT 5 a has a conductive property rather than a semiconductor property.
- the gate insulating film 12 is the only dielectric material that retains charge when a voltage is applied between the capacitor line 11 b and the drain electrode 15 b .
- the gate insulating film and the capacitor intermediate layer having a semiconductor property are the dielectric material that retains charge when a voltage is applied between the capacitor line and the drain electrode.
- the gate insulating film 12 is the only dielectric material that retains charge when a voltage is applied between the capacitor line 11 b and the drain electrode 15 b .
- the TFT substrate 30 a includes the semiconductor layer 13 a comprised of an oxide semiconductor, the TFTs 5 a having satisfactory characteristics such as high mobility, high reliability, and a low off-state current can be implemented.
- the protective film 14 is provided on the channel region C of the semiconductor layer 13 a , and a large part of the capacitor intermediate layer 13 c is exposed from the protective film 14 . Accordingly, even if vacuum annealing is performed on the substrate to make the capacitor intermediate layer 13 c provided using an oxide semiconductor conductive, the channel region C of the semiconductor layer 13 a is not made conductive, and the semiconductor property of the channel region C can be maintained.
- FIGS. 8-10 show a second embodiment of a TFT substrate and a manufacturing method thereof according to the present invention.
- FIG. 8 is a plan view of a TFT substrate 30 b of the present embodiment
- FIG. 9 is a cross-sectional view of the TFT substrate 30 b taken along line IX-IX in FIG. 8 .
- the same portions as those of FIGS. 1-7 are denoted with the same reference characters, and detailed description thereof will be omitted.
- the first embodiment is described with respect to the TFT substrate 30 a in which a capacitor electrode forming the auxiliary capacitor is a part of the drain electrode, and the manufacturing method of the TFT substrate 30 a .
- the present embodiment is described with respect to a TFT substrate 30 b in which the capacitor electrode is a part of the pixel electrode, and a manufacturing method of the TFT substrate 30 b (using four masks).
- the TFT substrate 30 b includes: an insulating substrate 10 ; a plurality of gate lines 21 a provided on the insulating substrate 10 so as to extend parallel to each other; a plurality of capacitor lines 21 b each provided between adjoining ones of the gate lines 21 a and arranged so as to extend parallel to each other; a plurality of source lines 24 a provided so as to extend parallel to each other in a direction perpendicular to the gate lines 21 a ; a plurality of TFTs 5 b provided at every intersection of the gate line 21 a and the source line 24 a , i.e., in every pixel as a minimum unit of an image; an interlayer insulating film 25 provided so as to cover the TFTs 5 b ; a plurality of pixel electrodes 26 provided in a matrix pattern on the interlayer insulating film 25 ; and an alignment film (not shown) provided so as to cover the pixel electrodes 26 .
- the TFT 5 b includes a gate electrode ( 21 a ) provided on the insulating substrate 10 , a gate insolating film 22 provided so as to cover the gate electrode ( 21 a ), a semiconductor layer 23 a provided on the gate insulating film 22 and having the channel region C placed therein so as to overlap the gate electrode ( 21 a ), and a source electrode 24 aa and a drain electrode 24 b which are provided on the semiconductor layer 23 a and placed so as to be separated from each other with the channel region C interposed therebetween.
- the gate electrode ( 21 a ) is a part of the gate line 21 a.
- the source electrode 24 aa is a portion of the source line 24 a which protrudes in the lateral direction so as to form an L-shape.
- the drain electrode 24 b is connected to the pixel electrode 26 via a contact hole 25 a formed in the interlayer insulating film 25 .
- the pixel electrode 26 overlaps the capacitor line 21 b with both the gate insulating film 22 and a capacitor intermediate layer 23 c interposed therebetween, thereby forming an auxiliary capacitor 6 b.
- the semiconductor layer 23 a is comprised of an In—Ga—Zn—O oxide semiconductor such as, e.g., InGaZnO 4 .
- the capacitor intermediate layer 23 c is comprised of an In—Ga—Zn—O oxide semiconductor such as, e.g., InGaZnO 4 , and as shown in FIG. 9 , is provided so that a large part of the capacitor intermediate layer 23 c is exposed from the interlayer insulating film 25 .
- the capacitor intermediate layer 23 c is conductive, and is connected to the pixel electrode 26 via a contact hole 25 b formed in the interlayer insulating film 25 .
- FIGS. 10A-10E are diagrams corresponding to the cross-sectional view of FIG. 9 , illustrating a manufacturing process of the TFT substrate 30 b of the present embodiment.
- the manufacturing method of the present embodiment includes a first step, a second step, a third step, and a fourth step.
- a metal film such as, e.g., a titanium film (about 2,000 ⁇ ) is formed on an entire insulating substrate 10 such as a glass substrate by a sputtering method, and then the metal film is patterned by using photolithography to form a gate line 21 a , a gate electrode ( 21 a ), and a capacitor line 21 b , as shown in FIG. 10A (the first step).
- a metal film such as, e.g., a titanium film (about 2,000 ⁇ ) is formed on an entire insulating substrate 10 such as a glass substrate by a sputtering method, and then the metal film is patterned by using photolithography to form a gate line 21 a , a gate electrode ( 21 a ), and a capacitor line 21 b , as shown in FIG. 10A (the first step).
- a silicon nitride film (thickness: about 200 nm to 500 nm), a silicon oxide film (thickness: about 20 nm to 500 nm), etc. are sequentially formed by a CVD method on the entire substrate having formed thereon the gate line 21 a , the gate electrode ( 21 a ), and the capacitor line 21 b , thereby forming a gate insulating film 22 (see FIG. 10B ).
- an In—Ga—Zn—O oxide semiconductor film such as InGaZnO 4 (thickness: about 200 ⁇ to 500 ⁇ ) is formed at room temperature by, e.g., a sputtering method or a coating method to form an oxide semiconductor film 23 (see FIG. 10B ).
- a titanium film (about 300 ⁇ ) and an aluminum film (about 2,000 ⁇ ), a titanium film (about 300 ⁇ ) and a copper film (about 2,000 ⁇ ), or a titanium film (about 300 ⁇ ), an aluminum film (about 2,000 ⁇ ), and a titanium film (about 1,000 ⁇ ), etc. are sequentially formed by a sputtering method to form a source metal film 24 (see FIG. 10B ).
- a photosensitive resin film R is applied to the source metal film 24 , and the photosensitive resin film R thus applied is exposed via a halftone or gray-tone photomask capable of providing halftone exposure, and then is developed to form a resist pattern Ra in which a portion corresponding to a source line 24 a , a source electrode 24 aa , and a drain electrode 24 b is relatively thick and a portion corresponding to a channel region C and a capacitor intermediate layer 23 c is relatively thin, as shown in FIG. 10B . Thereafter, the source metal film 24 exposed from the resist pattern Ra and the oxide semiconductor film 23 formed below the source metal film 24 are etched, and the resist pattern Ra is thinned by ashing etc.
- the source metal film 24 exposed from the resist pattern Rb is etched to form a semiconductor layer 23 a , the source line 24 a , the source electrode 24 aa and the drain electrode 24 b , and another semiconductor layer 23 b that will serve as the capacitor intermediate layer 23 c , as shown in FIG. 10C (the second step).
- an inorganic insulating film such as, e.g., a silicon oxide film (thickness: about 20 nm to 500 nm) is formed by a CVD method on the entire substrate having formed thereon the semiconductor layer 23 a , the source line 24 a , the source electrode 24 aa , the drain electrode 24 b , and the another semiconductor layer 23 b .
- the inorganic insulating film is patterned by using photolithography to form an interlayer insulating film 25 having contact holes 25 a , 25 b as shown in FIG. 10D .
- the substrate having the interlayer insulating film 25 formed thereon is subjected to vacuum annealing by using an infrared heater, a diffusion furnace, etc., thereby making the another semiconductor layer 23 b conductive and thus forming the capacitor intermediate layer 23 c as shown in FIG. 10E (the third step).
- a transparent conductive film such as, e.g., an ITO film (thickness: about 50 nm to 200 nm) is formed by a sputtering method on the entire substrate having the capacitor intermediate layer 23 c formed thereon. Then, the transparent conductive film is patterned by using photolithography to form a pixel electrode 26 as shown in FIG. 9 (the fourth step).
- the TFT substrate 30 b can be manufactured in this manner.
- both the semiconductor layer 23 a which is comprised of an oxide semiconductor and has the channel region C provided so as to overlap the gate electrode ( 21 a ), and the another semiconductor layer 23 b , which is provided so as to overlap the capacitor line 21 b and will serve as the capacitor intermediate layer 23 c , are formed on the gate insulating film 22 .
- the another semiconductor layer 23 b exposed from the interlayer insulating film 25 overlapping the channel region C is made conductive by vacuum annealing, thereby forming the capacitor intermediate layer 23 c from the another semiconductor layer 23 b while maintaining the semiconductor property of the semiconductor layer 23 a .
- the capacitor intermediate layer 23 c provided in the same layer as the semiconductor layer 23 a comprised of an oxide semiconductor and forming the TFT 5 a has a conductive property rather than a semiconductor property.
- the gate insulating film 22 is the only dielectric material that retains charge when a voltage is applied between the capacitor line 21 b and the pixel electrode 26 .
- the gate insulating film and the capacitor intermediate layer having a semiconductor property are the dielectric material that retains charge when a voltage is applied between the capacitor line and the pixel electrode.
- the gate insulating film 22 is the only dielectric material that retains charge when a voltage is applied between the capacitor line 21 b and the pixel electrode 26 .
- the TFT substrate 30 b can be manufactured by using a total of four photomasks, namely a photomask used in the first step, the photomask capable of providing halftone exposure and used in the second step, a photomask used in the third step, and a photomask used in the fourth step, manufacturing cost of the TFT substrate 30 b can be reduced. Since the TFT substrate 30 b includes the semiconductor layer 23 a comprised of an oxide semiconductor, the TFTs 5 b having satisfactory characteristics such as high mobility, high reliability, and a low off-state current can be implemented.
- the interlayer insulating film 25 is provided on each TFT 5 b , and a large part of the capacitor intermediate layer 23 c is exposed from the interlayer insulating film 25 . Accordingly, even if vacuum annealing is performed on the substrate to make the capacitor intermediate layer 23 c provided using an oxide semiconductor conductive, the semiconductor layer 23 a forming the TFT 5 b is not made conductive, and the semiconductor property of the semiconductor layer 23 a can be maintained.
- the present invention is also applicable to, e.g., In—Si—Zn—O, In—Al—Zn—O, Sn—Si—Zn—O, Sn—Al—Zn—O, Sn—Ga—Zn—O, Ga—Si—Zn—O, Ga—Al—Zn—O, In—Cu—Zn—O, Sn—Cu—Zn—O, Zn—O, In—O, and In—Zn—O oxide semiconductor layers etc.
- the gate line (the gate electrode) and the capacitor line have a single layer structure in the above embodiments, the gate line (the gate electrode) and the capacitor line may have a stacked structure.
- the source line, the source electrode, and the drain electrode have a stacked structure in the above embodiments, the source line, the source electrode, and the drain electrode may have a single layer structure.
- the gate insulating film has a stacked structure in the above embodiments, the gate insulating film may have a single layer structure.
- the protective film and the interlayer insulating film have a single layer structure in the above embodiments, the protective layer and the interlayer insulating film may have a stacked structure.
- the present invention is also applicable to a TFT substrate in which the source electrode is an electrode of the TFT which is connected to the pixel electrode.
- the present invention can suppress variation in electric capacitance of the auxiliary capacitor due to semiconductor. Accordingly, the present invention is useful for TFT substrates forming liquid crystal display panels.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- General Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Computer Hardware Design (AREA)
- Nonlinear Science (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Manufacturing & Machinery (AREA)
- Mathematical Physics (AREA)
- Optics & Photonics (AREA)
- Thin Film Transistor (AREA)
- Liquid Crystal (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
Description
- The present invention relates to thin film transistor substrates and manufacturing methods thereof, and more particularly to thin film transistor substrates having auxiliary capacitors and manufacturing methods thereof.
- Active matrix liquid crystal display panels include a TFT substrate having, e.g., a thin film transistor (hereinafter also referred to as the “TFT”) provided as a switching element in each pixel as a minimum unit of an image, a counter substrate placed so as to face the TFT substrate, and a liquid crystal layer enclosed between the substrates. In this TFT substrate, an auxiliary capacitor is provided in each pixel in order to stably retain charge of the liquid crystal layer in each pixel, namely a liquid crystal capacitor.
- For example,
Patent Document 1 discloses a method for manufacturing a TFT substrate having storage capacitors (corresponding to the auxiliary capacitors) by using four masks. Each storage capacitor is formed by: a stacked pattern of a semiconductor pattern comprised of a semiconductor such as amorphous silicon, a contact layer pattern comprised of amorphous silicon heavily doped with N-type impurities such as phosphorus, etc., and a storage capacitor conductive pattern comprised of a conductive substance such as Mo or a MoW alloy, Cr, Al or an Al alloy, or Ta; a storage electrode provided so as to be located below the stacked pattern, and comprised of a conductive substance such as Mo or a MoW alloy, Cr, Al or an Al alloy, or Ta; and a gate insulating film provided between the stacked pattern and the storage electrode. - PATENT DOCUMENT 1: Japanese Patent No. 3756363
- However, as disclosed in
Patent Document 1, if a semiconductor layer is stacked on one of a pair of electrodes of each auxiliary capacitor in the TFT substrate having the auxiliary capacitors, electric capacitance of the auxiliary capacitor is varied by a voltage that is applied between the pair of electrodes. This decreases display quality of liquid crystal display panels including such a TFT substrate. - The present invention was developed in view of the above problem, and it is an object of the present invention to suppress variation in electric capacitance of an auxiliary capacitor due to semiconductor.
- In order to achieve the above object, according to the present invention, a capacitor intermediate layer provided using an oxide semiconductor is made conductive.
- Specifically, a thin film transistor substrate according to the present invention includes: a plurality of pixel electrodes arranged in a matrix pattern; a plurality of thin film transistors respectively provided for the pixels electrodes and respectively connected to the pixel electrodes; and a plurality of auxiliary capacitors respectively provided for the pixel electrodes, wherein each of the thin film transistors includes a gate electrode provided on a substrate, a gate insulating film provided so as to cover the gate electrode, a semiconductor layer comprised of an oxide semiconductor and having a channel region provided on the gate insulating film so as to overlap the gate electrode, and a source electrode and a drain electrode which are provided on the semiconductor layer so as to be separated from each other with the channel region interposed therebetween, each of the auxiliary capacitors includes a capacitor line comprised of a same material as the gate electrode and provided in a same layer as the gate electrode, the gate insulating film provided so as to cover the capacitor line, a capacitor intermediate layer provided using the oxide semiconductor and provided on the gate insulating film so as to overlap the capacitor line, and a capacitor electrode provided on the capacitor intermediate layer, and the capacitor intermediate layer is conductive.
- According to the above configuration, in each of the auxiliary capacitors, the capacitor intermediate layer provided in the same layer as the semiconductor layer comprised of an oxide semiconductor and forming the thin film transistor has a conductive property rather than a semiconductor property, the gate insulating film is the only dielectric material that retains charge when a voltage is applied between the capacitor line and the capacitor electrode. Thus, electric capacitance is stabilized (1/Cauxiliary capacitor=1/Cgate insulating film). On the other hand, in the case where the capacitor intermediate layer is comprised of an oxide semiconductor and thus has a semiconductor property, the gate insulating film and the capacitor intermediate layer having a semiconductor property are the dielectric material that retains charge when a voltage is applied between the capacitor line and the capacitor electrode. Thus, the electric capacitance becomes unstable (l/Cauxiliary capacitor=1/Coxide semiconductor+1/Cgate insulating film). Since the capacitor intermediate layer is provided by using an oxide semiconductor, but is conductive, variation in electric capacitance of the auxiliary capacitor due to the semiconductor can be suppressed. Moreover, the gate insulating film is the only dielectric material that retains charge when a voltage is applied between the capacitor line and the capacitor electrode. Thus, not only the electric capacitance of the auxiliary capacitor is stabilized, but also the electric capacitance of the auxiliary capacitor is increased.
- The capacitor electrode may be a part of the drain electrode.
- According to the above configuration, since the capacitor electrode is a part of the drain electrode, the auxiliary capacitor is specifically formed by the stacked structure of the capacitor line, the gate insulating film, the capacitor intermediate layer, and the drain electrode.
- A productive film may be provided on the semiconductor layer so as to cover at least the channel region, and the capacitor intermediate layer may be exposed from the protective layer.
- According to the above configuration, the protective film is provided on the channel region of the semiconductor layer, and the capacitor intermediate layer is exposed from the protective layer. Thus, even if, e.g., vacuum annealing is performed on the substrate to make the capacitor intermediate layer provided using an oxide semiconductor conductive, the channel region of the semiconductor layer is not made conductive, and the semiconductor property of the channel region is maintained.
- The capacitor electrode may be a part of the pixel electrode.
- According to the above configuration, since the capacitor electrode is a part of the pixel electrode, the auxiliary capacitor is specifically formed by the stacked structure of the capacitor line, the gate insulating film, the capacitor intermediate layer, and the pixel electrode.
- An interlayer insulating film may be provided on each of the thin film transistors, and the capacitor intermediate layer may be exposed from the interlayer insulating film.
- According to the above configuration, the interlayer insulating film is provided on each of the thin film transistors, and the capacitor intermediate layer is exposed from the interlayer insulating film. Thus, even if, e.g., vacuum annealing is performed on the substrate to make the capacitor intermediate layer provided using an oxide semiconductor conductive, the semiconductor layer forming the thin film transistor is not made conductive, and the semiconductor property of the semiconductor layer can be maintained.
- A method for manufacturing a thin film transistor substrate according to the present invention is a method for manufacturing a thin film transistor substrate including a plurality of pixel electrodes arranged in a matrix pattern, a plurality of thin film transistors respectively provided for the pixels electrodes and respectively connected to the pixel electrodes, and a plurality of auxiliary capacitors respectively provided for the pixel electrodes, wherein each of the thin film transistors includes a gate electrode provided on a substrate, a gate insulating film provided so as to cover the gate electrode, a semiconductor layer comprised of an oxide semiconductor and having a channel region provided on the gate insulating film so as to overlap the gate electrode, and a source electrode and a drain electrode which are provided on the semiconductor layer so as to be separated from each other with the channel region interposed therebetween, each of the auxiliary capacitors includes a capacitor line comprised of a same material as the gate electrode and provided in a same layer as the gate electrode, the gate insulating film provided so as to cover the capacitor line, a capacitor intermediate layer provided using the oxide semiconductor and provided on the gate insulating film so as to overlap the capacitor line, and a capacitor electrode provided on the capacitor intermediate layer, the method including: a first step of forming the gate electrode and the capacitor line on the substrate; a second step of forming the gate insulating film so as to cover the gate electrode and the capacitor line, and then forming on the gate insulating film the semiconductor layer and another semiconductor layer that serves as the capacitor intermediate layer; a third step of forming a protective layer so as to overlap the channel region and to expose the another semiconductor layer, and then making the another semiconductor layer exposed from the protective film conductive by vacuum annealing, thereby forming the capacitor intermediate layer; a fourth step of forming on the semiconductor layer the source electrode and the drain electrode that functions as the capacitor electrode; a fifth step of forming on the source electrode and the drain electrode an interlayer insulating film having a contact hole extending to the drain electrode; and a sixth step of forming the pixel electrode on the interlayer insulating film.
- According to the above method, in the second step, both the semiconductor layer, which is comprised of an oxide semiconductor and has the channel region provided so as to overlap the gate electrode, and the another semiconductor layer, which is provided so as to overlap the capacitor line and will serve as the capacitor intermediate layer, are formed on the gate insulating film. Then, in the third step, the another semiconductor layer exposed from the protective film overlapping the channel region is made conductive by vacuum annealing, thereby forming the capacitor intermediate layer from the another semiconductor layer while maintaining the semiconductor property of the semiconductor layer. Thus, in each auxiliary capacitor formed by the stacked structure of the capacitor line, the gate insulating film, the capacitor intermediate layer, and the drain electrode, the capacitor intermediate layer provided in the same layer as the semiconductor layer comprised of an oxide semiconductor and forming the thin film transistor has a conductive property rather than a semiconductor property. Accordingly, the gate insulating film is the only dielectric material that retains charge when a voltage is applied between the capacitor line and the capacitor electrode (the drain electrode). Thus, electric capacitance is stabilized (1/Cauxiliary capacitor=1/Cgate insulating film). On the other hand, in the case where the capacitor intermediate layer is comprised of an oxide semiconductor and thus has a semiconductor property, the gate insulating film and the capacitor intermediate layer having a semiconductor property are the dielectric material that retains charge when a voltage is applied between the capacitor line and the capacitor electrode. Thus, the electric capacitance becomes unstable (1/Cauxiliary capacitor=1/Coxide semiconductor+1/Cgate insulating film). Since the capacitor intermediate layer is provided using an oxide semiconductor, but is conductive, variation in electric capacitance of the auxiliary capacitor due to the semiconductor can be suppressed. Moreover, the gate insulating film is the only dielectric material that retains charge when a voltage is applied between the capacitor line and the capacitor electrode (the drain electrode). Thus, not only the electric capacitance of the auxiliary capacitor is stabilized, but also the electric capacitance of the auxiliary capacitor is increased.
- A method for manufacturing a thin film transistor substrate according to the present invention is a method for manufacturing a thin film transistor substrate including a plurality of pixel electrodes arranged in a matrix pattern, a plurality of thin film transistors respectively provided for the pixels electrodes and respectively connected to the pixel electrodes, and a plurality of auxiliary capacitors respectively provided for the pixel electrodes, wherein each of the thin film transistors includes a gate electrode provided on a substrate, a gate insulating film provided so as to cover the gate electrode, a semiconductor layer comprised of an oxide semiconductor and having a channel region provided on the gate insulating film so as to overlap the gate electrode, and a source electrode and a drain electrode which are provided on the semiconductor layer so as to be separated from each other with the channel region interposed therebetween, each of the auxiliary capacitors includes a capacitor line comprised of a same material as the gate electrode and provided in a same layer as the gate electrode, the gate insulating film provided so as to cover the capacitor line, a capacitor intermediate layer provided using the oxide semiconductor and provided on the gate insulating film so as to overlap the capacitor line, and a capacitor electrode provided on the capacitor intermediate layer, the method including: a first step of forming the gate electrode and the capacitor line on the substrate; a second step of sequentially forming the gate insulating film, an oxide semiconductor film, and a source metal film so as to cover the gate electrode and the capacitor line, then forming on the source metal film a resist pattern in which a portion corresponding to the source electrode and the drain electrode is relatively thick and a portion corresponding to the channel region and the capacitor intermediate layer is relatively thin, and subsequently, etching the source metal film exposed from the resist pattern and the oxide semiconductor film, and then thinning the resist pattern to remove the relatively thin portion, and etching the source metal film thus exposed, thereby forming the semiconductor layer, the source electrode and the drain electrode, and another semiconductor layer that serves as the capacitor intermediate layer; a third step of forming an interlayer insulating film so as to overlap the channel region of the semiconductor layer and to expose a part of the drain electrode and the another semiconductor layer, and then making the another semiconductor layer exposed from the interlayer insulating film conductive by vacuum annealing, thereby forming the capacitor intermediate layer; and a fourth step of forming on the interlayer insulating film the pixel electrode that functions as the capacitor electrode.
- According to the above method, in the second step, both the semiconductor layer, which is comprised of an oxide semiconductor and has the channel region C provided so as to overlap the gate electrode, and the another semiconductor layer, which is provided so as to overlap the capacitor line and will serve as the capacitor intermediate layer, are formed on the gate insulating film. Then, in the third step, the another semiconductor layer exposed from the interlayer insulating film overlapping the channel region is made conductive by vacuum annealing, thereby forming the capacitor intermediate layer from the another semiconductor layer while maintaining the semiconductor property of the semiconductor layer. Thus, in each auxiliary capacitor formed by the stacked structure of the capacitor line, the gate insulating film, the capacitor intermediate layer, and the pixel electrode, the capacitor intermediate layer provided in the same layer as the semiconductor layer comprised of an oxide semiconductor and forming the thin film transistor has a conductive property rather than a semiconductor property. Accordingly, the gate insulating film is the only dielectric material that retains charge when a voltage is applied between the capacitor line and the capacitor electrode. Thus, electric capacitance is stabilized (1/Cauxiliary capacitor=1/Cgate insulating film). On the other hand, in the case where the capacitor intermediate layer is comprised of an oxide semiconductor and thus has a semiconductor property, the gate insulating film and the capacitor intermediate layer having a semiconductor property are the dielectric material that retains charge when a voltage is applied between the capacitor line and the capacitor electrode. Thus, the electric capacitance becomes unstable (1/Cauxiliary capacitor=1/Coxide semiconductor+1/Cgate insulating film). Since the capacitor intermediate layer is provided using an oxide semiconductor, but is conductive, variation in electric capacitance of the auxiliary capacitor due to the semiconductor can be suppressed. Moreover, the gate insulating film is the only dielectric material that retains charge when a voltage is applied between the capacitor line and the capacitor electrode. Thus, not only the electric capacitance of the auxiliary capacitor is stabilized, but also the electric capacitance of the auxiliary capacitor is increased. Moreover, the thin film transistor substrate is manufactured by using a total of four photomasks, namely a photomask used in the first step, a photomask (capable of providing halftone exposure) used in the second step, a photomask used in the third step, and a photomask used in the fourth step, manufacturing cost of the thin film transistor substrate is reduced.
- According to the present invention, since the capacitor intermediate layer provided using an oxide semiconductor is conductive, variation in electric capacitance of the auxiliary capacitor due to the semiconductor can be suppressed.
-
FIG. 1 is a plan view of a TFT substrate according to a first embodiment. -
FIG. 2 is a cross-sectional view of the TFT substrate taken along line II-II inFIG. 1 . -
FIGS. 3A-3E are diagrams illustrating in cross section a manufacturing process of the TFT substrate according to the first embodiment. -
FIG. 4 is a graph showing TFT characteristics in a first experimental example. -
FIG. 5 is a graph showing TFT characteristics in a second experimental example. -
FIG. 6 is a graph showing the relation between the annealing temperature and the surface resistivity in a third experimental example. -
FIG. 7 is a graph showing the relation between the annealing time and the specific electric resistance in a fourth experimental example. -
FIG. 8 is a plan view of a TFT substrate according to a second embodiment. -
FIG. 9 is a cross-sectional view of the TFT substrate taken along line IX-IX inFIG. 8 . -
FIGS. 10A-10E are diagrams illustrating in cross section a manufacturing process of the TFT substrate according to the second embodiment. - Embodiments of the present invention will be described in detail below with reference to the accompanying drawings. The present invention is not limited to the following embodiments.
-
FIGS. 1-7 show a first embodiment of a TFT substrate and a manufacturing method thereof according to the present invention. Specifically,FIG. 1 is a plan view of aTFT substrate 30 a of the present embodiment, andFIG. 2 is a cross-sectional view of theTFT substrate 30 a taken along line II-II inFIG. 1 . - As shown in
FIGS. 1-2 , theTFT substrate 30 a includes: an insulatingsubstrate 10; a plurality ofgate lines 11 a provided on the insulatingsubstrate 10 so as to extend parallel to each other; a plurality ofcapacitor lines 11 b each provided between adjoining ones of the gate lines 11 a and arranged so as to extend parallel to each other; a plurality ofsource lines 15 a provided so as to extend parallel to each other in a direction perpendicular to the gate lines 11 a; a plurality ofTFTs 5 a provided at every intersection of thegate line 11 a and thesource line 15 a, i.e., in every pixel as a minimum unit of an image; aninterlayer insulating film 16 provided so as to cover theTFTs 5 a; a plurality ofpixel electrodes 17 provided in a matrix pattern on theinterlayer insulating film 16; and an alignment film (not shown) provided so as to cover thepixel electrodes 17. - As shown in
FIGS. 1-2 , theTFT 5 a includes a gate electrode (11 a) provided on the insulatingsubstrate 10, agate insolating film 12 provided so as to cover the gate electrode (11 a), asemiconductor layer 13 a provided on thegate insulating film 12 and having a channel region C placed therein so as to overlap the gate electrode (11 a), aprotective film 14 provided so as to cover at least the channel region C of thesemiconductor layer 13 a, and asource electrode 15 aa and adrain electrode 15 b which are provided on thesemiconductor layer 13 a and placed so as to be separated from each other with the channel region C interposed therebetween. - As shown in
FIG. 1 , the gate electrode (11 a) is a part of thegate line 11 a. - As shown in
FIG. 1 , thesource electrode 15 aa is a portion of thesource line 15 a which protrudes in the lateral direction so as to form an L-shape. As shown inFIGS. 1-2 , thesource electrode 15 aa is connected to thesemiconductor layer 13 a via acontact hole 14 a formed in theprotective layer 14. - As shown in
FIGS. 1-2 , thedrain electrode 15 b is connected to thepixel electrode 17 via acontact hole 16 a formed in theinterlayer insulating film 16, and is connected to thesemiconductor layer 13 a via acontact hole 14 b formed in theprotective layer 14. As shown inFIGS. 1-2 , thedrain electrode 15 b overlaps thecapacitor line 11 b with both thegate insulating film 12 and a capacitorintermediate layer 13 c interposed therebetween, thereby forming anauxiliary capacitor 6 a. - The
semiconductor layer 13 a is comprised of an In—Ga—Zn—O oxide semiconductor such as, e.g., InGaZnO4. - The capacitor
intermediate layer 13 c is comprised of an In—Ga—Zn—O oxide semiconductor such as, e.g., InGaZnO4, and as shown inFIG. 2 , is provided so that a large part of the capacitorintermediate layer 13 c is exposed from theprotective film 14. As shown inFIGS. 1-2 , the capacitorintermediate layer 13 c is conductive, and is connected to thedrain electrode 15 b via acontact hole 14 c formed in theprotective film 14. - The
TFT substrate 30 a having the above configuration, together with a counter substrate placed so as to face theTFT substrate 30 a and a liquid crystal layer enclosed therebetween, forms an active matrix liquid crystal display panel. - A method for manufacturing the
TFT substrate 30 a of the present embodiment will be described with reference toFIGS. 3A-3E .FIGS. 3A-3E are diagrams corresponding to the cross-sectional view ofFIG. 2 , illustrating a manufacturing process of theTFT substrate 30 a of the present embodiment. The manufacturing method of the present embodiment includes a first step, a second step, a third step, a fourth step, a fifth step, and a sixth step. - First, a metal film such as, e.g., a titanium film (about 2,000 Å) is formed on an entire insulating
substrate 10 such as a glass substrate by a sputtering method, and then the metal film is patterned to form agate line 11 a, a gate electrode (11 a), and acapacitor line 11 b, as shown inFIG. 3A (the first step). - Next, for example, a silicon nitride film (thickness: about 200 nm to 500 nm), a silicon oxide film (thickness: about 20 nm to 500 nm), etc. are sequentially formed by a chemical vapor deposition (CVD) method on the entire substrate having formed thereon the
gate line 11 a, the gate electrode (11 a), and thecapacitor line 11 b, thereby forming agate insulating film 12. Moreover, an In—Ga—Zn—O oxide semiconductor film (thickness: about 200 Å to 500 Å) such as InGaZnO4 is formed at room temperature by, e.g., a sputtering method or a coating method. Then, the oxide semiconductor film is patterned to form asemiconductor layer 13 a and anothersemiconductor layer 13 b as shown inFIG. 3B (the second step). - Thereafter, an inorganic insulating film such as, e.g., a silicon oxide film (thickness: about 20 nm to 500 nm) is formed by a CVD method on the entire substrate having formed thereon the
semiconductor layer 13 a and the another semiconductor layers 13 b. The inorganic insulating film is patterned to form aprotective film 14 having contact holes 14 a, 14 b, 14 c as shown inFIG. 3C . Then, the substrate having theprotective film 14 formed thereon is subjected to vacuum annealing (annealing temperature: 250° C. to 350° C., annealing time: 5 minutes to 2 hours, and chamber pressure: 10−3 Pa or less) by using an infrared heater, a diffusion furnace, etc., thereby making the anothersemiconductor layer 13 b conductive and thus forming a capacitorintermediate layer 13 c (the third step). If the annealing temperature exceeds 350° C., the glass substrate (the insulating substrate 10 a) tends to break. If the annealing time is in the range of 5 minutes to 2 hours, TFT characteristics can be obtained with high reproducibility. If the chamber pressure exceeds 10−3 Pa, the oxygen concentration in the chamber increases, and oxygen defects are less likely to occur, whereby the anothersemiconductor layer 13 b is less likely to be made conductive. - Subsequently, for example, a titanium film (about 300 Å) and an aluminum film (about 2,000 Å), a titanium film (about 300 Å) and a copper film (about 2,000 Å), or a titanium film (about 300 Å), an aluminum film (about 2,000 Å), and a titanium film (about 1,000 Å), etc. are sequentially formed by a sputtering method on the entire substrate having the capacitor
intermediate layer 13 c formed thereon. Then, the metal stacked layer thus formed is patterned (etched with a mixture of acetic acid, phosphoric acid, and nitric acid, and oxalic acid) to form asource line 15 a, asource electrode 15 aa, and adrain electrode 15 b, as shown inFIG. 3D , whereby aTFT 5 a and anauxiliary capacitor 6 a are formed (the fourth step). - Moreover, an inorganic insulating film such as, e.g., a silicon oxide film (thickness: about 20 nm to 500 nm) is formed by, e.g., a CVD method on the entire substrate having formed thereon the
TFT 5 a and theauxiliary capacitor 6 a. The inorganic insulating film is patterned to form aninterlayer insulating film 16 having acontact hole 16 a, as shown inFIG. 3E (the fifth step). - Lastly, a transparent conductive film such as, e.g., an indium tin oxide (ITO) film (thickness: about 50 nm to 200 nm) is formed by a sputtering method on the entire substrate having the interlayer insulating
film 16 formed thereon. Then, the transparent conductive film is patterned to form apixel electrode 17 as shown inFIG. 2 (the sixth step). - The
TFT substrate 30 a can be manufactured in this manner. - Specific experiments conducted will be described with reference to
FIGS. 4-7 .FIG. 4 is a graph showing TFT characteristics in a first experimental example, andFIG. 5 is a graph showing TFT characteristics in a second experimental example.FIG. 6 is a graph showing the relation between the annealing temperature and the surface resistivity in a third experimental example.FIG. 7 is a graph showing the relation between the annealing time and the specific electric resistance in a fourth experimental example. - First, in the first experimental example, unlike the manufacturing method of the present embodiment, a TFT substrate was prepared by performing vacuum annealing at 220° C. for 5 minutes, and TFT characteristics of the TFT substrate thus prepared were measured (see
FIG. 4 ). - In the second experimental example, as in the manufacturing method of the present embodiment, a TFT substrate was prepared by performing vacuum annealing at 322° C. for 5 minutes, and TFT characteristics of the TFT substrate thus prepared were measured (see
FIG. 5 ). - The results of the first and second experimental examples show that the another semiconductor layer (the capacitor intermediate layer) exhibits a semiconductor property if the vacuum annealing is performed at a low temperature of 220° C. (see
FIG. 4 ), but the another semiconductor layer (the capacitor intermediate layer) exhibits a conductive property if the vacuum annealing is performed at an appropriate temperature of 322° C. (seeFIG. 5 ). - Next, in the third experimental example, after a semiconductor film comprised of InGaZnO4 was formed on a glass substrate, the surface resistivity was measured in an early stage before vacuum annealing (see line “a” in
FIG. 6 ), after vacuum annealing at 220° C. for 5 minutes (see line “c” inFIG. 6 ), and after vacuum annealing at 330° C. for 5 minutes (see line “b” inFIG. 6 ) by using a measuring device (MCP-HT450 made by Mitsubishi Chemical Analytech Co., Ltd.). The “surface resistivity” (Ω/□, ohm per square) refers to the resistance per unit area, and is also called the “sheet resistance” or simply the “surface resistance.” InFIG. 6 , “S1,” “S2,” and “S3” on the abscissa shows the difference in composition ratio of In—Ga—Zn—O of the semiconductor film. - The result of the third experimental example shows that, as shown in
FIG. 6 , the surface resistivity in the early stage and after the vacuum annealing at 220° C. for 5 minutes is in a range in which TFT characteristics can be obtained (1.0×109Ω/□ to 1.0×1013Ω/□), and the surface resistivity after the vacuum annealing at 330° C. for 5 minutes is the surface resistivity like a conductor. - Next, in the fourth experimental example, after a semiconductor film comprised of InGaZnO4 was formed on a glass substrate, vacuum annealing was performed at 220° C. (see line “a” in
FIG. 7 ) or 350° C. (see line “b” inFIG. 7 ), and the specific electric resistivity was measured at various annealing times by using a measuring device (MCP-HT450 made by Mitsubishi Chemical Analytech Co., Ltd.). - The result of the fourth experimental result shows that, as shown in
FIG. 7 , in the case where the annealing temperature is 220° C., the specific electric resistance decreases as the annealing time increases, but in the case where the annealing temperature is 350° C., the specific electric resistance decreases as the annealing time increases, but the specific electric resistance becomes substantially constant when the annealing time exceeds 0.3 hours. - The first to fourth experimental examples confirmed that a semiconductor layer comprised of an oxide semiconductor is made conductive by performing appropriate vacuum annealing.
- As described above, according to the
TFT substrate 30 a of the present embodiment and the manufacturing method thereof, in the second step, both thesemiconductor layer 13 a, which is comprised of an oxide semiconductor and has the channel region C provided so as to overlap the gate electrode (11 a), and the anothersemiconductor layer 13 b, which is provided so as to overlap thecapacitor line 11 b and will serve as the capacitorintermediate layer 13 c, are formed on thegate insulating film 12. Then, in the third step, the anothersemiconductor layer 13 b exposed from theprotective layer 14 overlapping the channel region C is made conductive by vacuum annealing, thereby forming the capacitorintermediate layer 13 c from the anothersemiconductor layer 13 b while maintaining the semiconductor property of thesemiconductor layer 13 a. Thus, in eachauxiliary capacitor 6 a formed by the stacked structure of thecapacitor line 11 b, thegate insulating film 12, the capacitorintermediate layer 13 c, and thedrain electrode 15 b, the capacitorintermediate layer 13 c provided in the same layer as thesemiconductor layer 13 a comprised of an oxide semiconductor and forming theTFT 5 a has a conductive property rather than a semiconductor property. Accordingly, thegate insulating film 12 is the only dielectric material that retains charge when a voltage is applied between thecapacitor line 11 b and thedrain electrode 15 b. Thus, electric capacitance can be stabilized (1/Cauxiliary capacitor=1/Cgate insulating film). On the other hand, in the case where the capacitor intermediate layer is comprised of an oxide semiconductor and thus has a semiconductor property, the gate insulating film and the capacitor intermediate layer having a semiconductor property are the dielectric material that retains charge when a voltage is applied between the capacitor line and the drain electrode. Thus, the electric capacitance becomes unstable (1/Cauxiliary capacitor=1/Coxide semiconductor+1/Cgate insulating film). Since the capacitorintermediate layer 13 c is provided using an oxide semiconductor, but is conductive, variation in electric capacitance of theauxiliary capacitor 6 a due to the semiconductor can be suppressed. Moreover, thegate insulating film 12 is the only dielectric material that retains charge when a voltage is applied between thecapacitor line 11 b and thedrain electrode 15 b. Thus, not only the electric capacitance of theauxiliary capacitor 6 a can be stabilized, but also the electric capacitance of theauxiliary capacitor 6 a can be increased. Moreover, since theTFT substrate 30 a includes thesemiconductor layer 13 a comprised of an oxide semiconductor, theTFTs 5 a having satisfactory characteristics such as high mobility, high reliability, and a low off-state current can be implemented. - According to the
TFT substrate 30 a of the present embodiment and the manufacturing method thereof, theprotective film 14 is provided on the channel region C of thesemiconductor layer 13 a, and a large part of the capacitorintermediate layer 13 c is exposed from theprotective film 14. Accordingly, even if vacuum annealing is performed on the substrate to make the capacitorintermediate layer 13 c provided using an oxide semiconductor conductive, the channel region C of thesemiconductor layer 13 a is not made conductive, and the semiconductor property of the channel region C can be maintained. -
FIGS. 8-10 show a second embodiment of a TFT substrate and a manufacturing method thereof according to the present invention. Specifically,FIG. 8 is a plan view of aTFT substrate 30 b of the present embodiment, andFIG. 9 is a cross-sectional view of theTFT substrate 30 b taken along line IX-IX inFIG. 8 . In the following embodiment, the same portions as those ofFIGS. 1-7 are denoted with the same reference characters, and detailed description thereof will be omitted. - The first embodiment is described with respect to the
TFT substrate 30 a in which a capacitor electrode forming the auxiliary capacitor is a part of the drain electrode, and the manufacturing method of theTFT substrate 30 a. The present embodiment is described with respect to aTFT substrate 30 b in which the capacitor electrode is a part of the pixel electrode, and a manufacturing method of theTFT substrate 30 b (using four masks). - As shown in
FIGS. 8-9 , theTFT substrate 30 b includes: an insulatingsubstrate 10; a plurality ofgate lines 21 a provided on the insulatingsubstrate 10 so as to extend parallel to each other; a plurality ofcapacitor lines 21 b each provided between adjoining ones of the gate lines 21 a and arranged so as to extend parallel to each other; a plurality ofsource lines 24 a provided so as to extend parallel to each other in a direction perpendicular to the gate lines 21 a; a plurality ofTFTs 5 b provided at every intersection of thegate line 21 a and thesource line 24 a, i.e., in every pixel as a minimum unit of an image; aninterlayer insulating film 25 provided so as to cover theTFTs 5 b; a plurality ofpixel electrodes 26 provided in a matrix pattern on theinterlayer insulating film 25; and an alignment film (not shown) provided so as to cover thepixel electrodes 26. - As shown in
FIGS. 8-9 , theTFT 5 b includes a gate electrode (21 a) provided on the insulatingsubstrate 10, agate insolating film 22 provided so as to cover the gate electrode (21 a), asemiconductor layer 23 a provided on thegate insulating film 22 and having the channel region C placed therein so as to overlap the gate electrode (21 a), and asource electrode 24 aa and adrain electrode 24 b which are provided on thesemiconductor layer 23 a and placed so as to be separated from each other with the channel region C interposed therebetween. - As shown in
FIG. 8 , the gate electrode (21 a) is a part of thegate line 21 a. - As shown in
FIG. 8 , thesource electrode 24 aa is a portion of thesource line 24 a which protrudes in the lateral direction so as to form an L-shape. - As shown in
FIGS. 8-9 , thedrain electrode 24 b is connected to thepixel electrode 26 via acontact hole 25 a formed in theinterlayer insulating film 25. As shown inFIGS. 8-9 , thepixel electrode 26 overlaps thecapacitor line 21 b with both thegate insulating film 22 and a capacitorintermediate layer 23 c interposed therebetween, thereby forming anauxiliary capacitor 6 b. - The
semiconductor layer 23 a is comprised of an In—Ga—Zn—O oxide semiconductor such as, e.g., InGaZnO4. - The capacitor
intermediate layer 23 c is comprised of an In—Ga—Zn—O oxide semiconductor such as, e.g., InGaZnO4, and as shown inFIG. 9 , is provided so that a large part of the capacitorintermediate layer 23 c is exposed from theinterlayer insulating film 25. As shown inFIGS. 8-9 , the capacitorintermediate layer 23 c is conductive, and is connected to thepixel electrode 26 via acontact hole 25 b formed in theinterlayer insulating film 25. - The
TFT substrate 30 b having the above configuration, together with a counter substrate placed so as to face theTFT substrate 30 b and a liquid crystal layer enclosed therebetween, forms an active matrix liquid crystal display panel. - A method for manufacturing the
TFT substrate 30 b of the present embodiment will be described with reference toFIGS. 10A-10E .FIGS. 10A-10E are diagrams corresponding to the cross-sectional view ofFIG. 9 , illustrating a manufacturing process of theTFT substrate 30 b of the present embodiment. The manufacturing method of the present embodiment includes a first step, a second step, a third step, and a fourth step. - First, a metal film such as, e.g., a titanium film (about 2,000 Å) is formed on an entire insulating
substrate 10 such as a glass substrate by a sputtering method, and then the metal film is patterned by using photolithography to form agate line 21 a, a gate electrode (21 a), and acapacitor line 21 b, as shown inFIG. 10A (the first step). - Next, for example, a silicon nitride film (thickness: about 200 nm to 500 nm), a silicon oxide film (thickness: about 20 nm to 500 nm), etc. are sequentially formed by a CVD method on the entire substrate having formed thereon the
gate line 21 a, the gate electrode (21 a), and thecapacitor line 21 b, thereby forming a gate insulating film 22 (seeFIG. 10B ). Thereafter, an In—Ga—Zn—O oxide semiconductor film such as InGaZnO4 (thickness: about 200 Å to 500 Å) is formed at room temperature by, e.g., a sputtering method or a coating method to form an oxide semiconductor film 23 (seeFIG. 10B ). Moreover, for example, a titanium film (about 300 Å) and an aluminum film (about 2,000 Å), a titanium film (about 300 Å) and a copper film (about 2,000 Å), or a titanium film (about 300 Å), an aluminum film (about 2,000 Å), and a titanium film (about 1,000 Å), etc. are sequentially formed by a sputtering method to form a source metal film 24 (seeFIG. 10B ). Then, a photosensitive resin film R is applied to thesource metal film 24, and the photosensitive resin film R thus applied is exposed via a halftone or gray-tone photomask capable of providing halftone exposure, and then is developed to form a resist pattern Ra in which a portion corresponding to asource line 24 a, asource electrode 24 aa, and adrain electrode 24 b is relatively thick and a portion corresponding to a channel region C and a capacitorintermediate layer 23 c is relatively thin, as shown inFIG. 10B . Thereafter, thesource metal film 24 exposed from the resist pattern Ra and theoxide semiconductor film 23 formed below thesource metal film 24 are etched, and the resist pattern Ra is thinned by ashing etc. to remove the relatively thin portion of the resist pattern Ra, whereby a resist pattern Rb (seeFIG. 10C ) is formed. Then, thesource metal film 24 exposed from the resist pattern Rb is etched to form asemiconductor layer 23 a, thesource line 24 a, thesource electrode 24 aa and thedrain electrode 24 b, and anothersemiconductor layer 23 b that will serve as the capacitorintermediate layer 23 c, as shown inFIG. 10C (the second step). - Thereafter, an inorganic insulating film such as, e.g., a silicon oxide film (thickness: about 20 nm to 500 nm) is formed by a CVD method on the entire substrate having formed thereon the
semiconductor layer 23 a, thesource line 24 a, thesource electrode 24 aa, thedrain electrode 24 b, and the anothersemiconductor layer 23 b. The inorganic insulating film is patterned by using photolithography to form aninterlayer insulating film 25 having contact holes 25 a, 25 b as shown inFIG. 10D . Then, the substrate having the interlayer insulatingfilm 25 formed thereon is subjected to vacuum annealing by using an infrared heater, a diffusion furnace, etc., thereby making the anothersemiconductor layer 23 b conductive and thus forming the capacitorintermediate layer 23 c as shown inFIG. 10E (the third step). - Lastly, a transparent conductive film such as, e.g., an ITO film (thickness: about 50 nm to 200 nm) is formed by a sputtering method on the entire substrate having the capacitor
intermediate layer 23 c formed thereon. Then, the transparent conductive film is patterned by using photolithography to form apixel electrode 26 as shown inFIG. 9 (the fourth step). - The
TFT substrate 30 b can be manufactured in this manner. - As described above, according to the
TFT substrate 30 b of the present embodiment and the manufacturing method thereof, in the second step, both thesemiconductor layer 23 a, which is comprised of an oxide semiconductor and has the channel region C provided so as to overlap the gate electrode (21 a), and the anothersemiconductor layer 23 b, which is provided so as to overlap thecapacitor line 21 b and will serve as the capacitorintermediate layer 23 c, are formed on thegate insulating film 22. Then, in the third step, the anothersemiconductor layer 23 b exposed from theinterlayer insulating film 25 overlapping the channel region C is made conductive by vacuum annealing, thereby forming the capacitorintermediate layer 23 c from the anothersemiconductor layer 23 b while maintaining the semiconductor property of thesemiconductor layer 23 a. Thus, in eachauxiliary capacitor 6 b formed by the stacked structure of thecapacitor line 21 b, thegate insulating film 22, the capacitorintermediate layer 23 c, and thepixel electrode 26, the capacitorintermediate layer 23 c provided in the same layer as thesemiconductor layer 23 a comprised of an oxide semiconductor and forming theTFT 5 a has a conductive property rather than a semiconductor property. Accordingly, thegate insulating film 22 is the only dielectric material that retains charge when a voltage is applied between thecapacitor line 21 b and thepixel electrode 26. Thus, electric capacitance can be stabilized (1/Cauxiliary capacitor=1/Cgate insulating film). On the other hand, in the case where the capacitor intermediate layer is comprised of an oxide semiconductor and thus has a semiconductor property, the gate insulating film and the capacitor intermediate layer having a semiconductor property are the dielectric material that retains charge when a voltage is applied between the capacitor line and the pixel electrode. Thus, the electric capacitance becomes unstable (1/Cauxiliary capacitor=1/Coxide semiconductor+1/Cgate insulating film). Since the capacitorintermediate layer 23 c is provided using an oxide semiconductor, but is conductive, variation in electric capacitance of theauxiliary capacitor 6 b due to the semiconductor can be suppressed. Moreover, thegate insulating film 22 is the only dielectric material that retains charge when a voltage is applied between thecapacitor line 21 b and thepixel electrode 26. Thus, not only the electric capacitance of theauxiliary capacitor 6 b can be stabilized, but also the electric capacitance of theauxiliary capacitor 6 b can be increased. Moreover, since theTFT substrate 30 b can be manufactured by using a total of four photomasks, namely a photomask used in the first step, the photomask capable of providing halftone exposure and used in the second step, a photomask used in the third step, and a photomask used in the fourth step, manufacturing cost of theTFT substrate 30 b can be reduced. Since theTFT substrate 30 b includes thesemiconductor layer 23 a comprised of an oxide semiconductor, theTFTs 5 b having satisfactory characteristics such as high mobility, high reliability, and a low off-state current can be implemented. - According to the
TFT substrate 30 b of the present embodiment and the manufacturing method thereof, theinterlayer insulating film 25 is provided on each TFT5 b, and a large part of the capacitorintermediate layer 23 c is exposed from theinterlayer insulating film 25. Accordingly, even if vacuum annealing is performed on the substrate to make the capacitorintermediate layer 23 c provided using an oxide semiconductor conductive, thesemiconductor layer 23 a forming theTFT 5 b is not made conductive, and the semiconductor property of thesemiconductor layer 23 a can be maintained. - Although the In—Ga—Zn—O oxide semiconductor layer is described in the above embodiments, the present invention is also applicable to, e.g., In—Si—Zn—O, In—Al—Zn—O, Sn—Si—Zn—O, Sn—Al—Zn—O, Sn—Ga—Zn—O, Ga—Si—Zn—O, Ga—Al—Zn—O, In—Cu—Zn—O, Sn—Cu—Zn—O, Zn—O, In—O, and In—Zn—O oxide semiconductor layers etc.
- Although the gate line (the gate electrode) and the capacitor line have a single layer structure in the above embodiments, the gate line (the gate electrode) and the capacitor line may have a stacked structure.
- Although the source line, the source electrode, and the drain electrode have a stacked structure in the above embodiments, the source line, the source electrode, and the drain electrode may have a single layer structure.
- Although the gate insulating film has a stacked structure in the above embodiments, the gate insulating film may have a single layer structure.
- Although the protective film and the interlayer insulating film have a single layer structure in the above embodiments, the protective layer and the interlayer insulating film may have a stacked structure.
- Although each of the above embodiments is described with respect to the TFT substrate in which the drain electrode is an electrode of the TFT which is connected to the pixel electrode, the present invention is also applicable to a TFT substrate in which the source electrode is an electrode of the TFT which is connected to the pixel electrode.
- As described above, the present invention can suppress variation in electric capacitance of the auxiliary capacitor due to semiconductor. Accordingly, the present invention is useful for TFT substrates forming liquid crystal display panels.
-
DESCRIPTION OF REFERENCE CHARACTERS C Channel Region R Resist pattern 5a, 5b TFT 6a, 6b Auxiliary Capacitor 10 Insulating Substrate 11a, 21a Gate Line (Gate Electrode) 11b, 21b Capacitor Line 12, 22 Gate Insulating Film 13a, 23a Semiconductor Layer 13b, 23b Another Semiconductor Layer 13c, 23c Capacitor Intermediate Layer 14 Protective Film 15aa, 24aa Source Electrode 15b, 24b Drain Electrode (Capacitor Electrode) 17 Pixel Electrode 23 Oxide Semiconductor Film 24 Source Metal Film 25 Interlayer Insulating Film 25b Contact Hole 26 Pixel Electrode (Capacitor Electrode) 30a, 30b TFT substrate
Claims (7)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2010117986 | 2010-05-24 | ||
JP2010-117986 | 2010-05-24 | ||
PCT/JP2011/000800 WO2011148537A1 (en) | 2010-05-24 | 2011-02-14 | Thin film transistor substrate and method for producing same |
Publications (2)
Publication Number | Publication Date |
---|---|
US9142573B1 US9142573B1 (en) | 2015-09-22 |
US20150287742A1 true US20150287742A1 (en) | 2015-10-08 |
Family
ID=45003539
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/699,377 Expired - Fee Related US9142573B1 (en) | 2010-05-24 | 2011-02-14 | Thin film transistor substrate and method for producing same |
Country Status (6)
Country | Link |
---|---|
US (1) | US9142573B1 (en) |
EP (1) | EP2579237A4 (en) |
JP (1) | JP5133468B2 (en) |
KR (1) | KR101229712B1 (en) |
CN (1) | CN102906804B (en) |
WO (1) | WO2011148537A1 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2015179811A (en) * | 2013-09-13 | 2015-10-08 | 株式会社半導体エネルギー研究所 | Semiconductor device manufacturing method |
JP2022081483A (en) * | 2013-09-05 | 2022-05-31 | 株式会社半導体エネルギー研究所 | Display device |
US20220373832A1 (en) * | 2021-05-20 | 2022-11-24 | Sharp Display Technology Corporation | Active matrix substrate and liquid crystal display device |
Families Citing this family (37)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP2202802B1 (en) | 2008-12-24 | 2012-09-26 | Semiconductor Energy Laboratory Co., Ltd. | Driver circuit and semiconductor device |
KR101681884B1 (en) | 2009-03-27 | 2016-12-05 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Semiconductor device, display device, and electronic appliance |
KR101850926B1 (en) | 2010-04-09 | 2018-04-20 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Semiconductor device |
US9230994B2 (en) * | 2010-09-15 | 2016-01-05 | Semiconductor Energy Laboratory Co., Ltd. | Liquid crystal display device |
US9568794B2 (en) * | 2010-12-20 | 2017-02-14 | Semiconductor Energy Laboratory Co., Ltd. | Display device |
US9209282B2 (en) | 2012-01-23 | 2015-12-08 | Sharp Kabushiki Kaisha | Method of manufacturing thin film transistor substrate and thin film transistor substrate manufactured by the method |
US20150048360A1 (en) * | 2012-03-21 | 2015-02-19 | Sharp Kabushiki Kaisha | Semiconductor device and semiconductor device manufacturing method |
JP2013229506A (en) * | 2012-04-26 | 2013-11-07 | Sharp Corp | Solar cell |
KR102354212B1 (en) | 2012-08-03 | 2022-01-20 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Semiconductor device |
US8937307B2 (en) * | 2012-08-10 | 2015-01-20 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
JP2014199899A (en) * | 2012-08-10 | 2014-10-23 | 株式会社半導体エネルギー研究所 | Semiconductor device |
DE102013216824A1 (en) | 2012-08-28 | 2014-03-06 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
TWI575663B (en) | 2012-08-31 | 2017-03-21 | 半導體能源研究所股份有限公司 | Semiconductor device |
KR102679509B1 (en) | 2012-09-13 | 2024-07-01 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Semiconductor device |
US9018624B2 (en) * | 2012-09-13 | 2015-04-28 | Semiconductor Energy Laboratory Co., Ltd. | Display device and electronic appliance |
EP2916310B1 (en) * | 2012-10-31 | 2017-05-31 | Sharp Kabushiki Kaisha | Electroluminescent substrate, method for producing same and electroluminescent display panel |
KR20240105514A (en) | 2012-12-25 | 2024-07-05 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Semiconductor device |
TWI607510B (en) * | 2012-12-28 | 2017-12-01 | 半導體能源研究所股份有限公司 | Semiconductor device and manufacturing method of the same |
US8981374B2 (en) | 2013-01-30 | 2015-03-17 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
TWI611566B (en) * | 2013-02-25 | 2018-01-11 | 半導體能源研究所股份有限公司 | Display device and electronic device |
US9915848B2 (en) | 2013-04-19 | 2018-03-13 | Semiconductor Energy Laboratory Co., Ltd. | Display device and electronic device |
US9231002B2 (en) | 2013-05-03 | 2016-01-05 | Semiconductor Energy Laboratory Co., Ltd. | Display device and electronic device |
JP6475424B2 (en) | 2013-06-05 | 2019-02-27 | 株式会社半導体エネルギー研究所 | Semiconductor device |
TWI649606B (en) | 2013-06-05 | 2019-02-01 | 日商半導體能源研究所股份有限公司 | Display device and electronic device |
KR102244553B1 (en) | 2013-08-23 | 2021-04-23 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Capacitor and semiconductor device |
JP6486660B2 (en) * | 2013-11-27 | 2019-03-20 | 株式会社半導体エネルギー研究所 | Display device |
JP6496132B2 (en) * | 2013-12-02 | 2019-04-03 | 株式会社半導体エネルギー研究所 | Semiconductor device |
JP6181203B2 (en) * | 2013-12-10 | 2017-08-16 | シャープ株式会社 | Semiconductor device and manufacturing method thereof |
JP6506545B2 (en) | 2013-12-27 | 2019-04-24 | 株式会社半導体エネルギー研究所 | Semiconductor device |
US9653487B2 (en) * | 2014-02-05 | 2017-05-16 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device, manufacturing method thereof, module, and electronic device |
CN105097710A (en) * | 2014-04-25 | 2015-11-25 | 上海和辉光电有限公司 | Thin film transistor array substrate and manufacturing method thereof |
US9698173B2 (en) * | 2014-08-24 | 2017-07-04 | Royole Corporation | Thin film transistor, display, and method for fabricating the same |
CN105789222B (en) * | 2016-04-29 | 2018-11-06 | 深圳市华星光电技术有限公司 | array substrate, liquid crystal display panel and array substrate manufacturing method |
CN112038358A (en) * | 2016-05-17 | 2020-12-04 | 群创光电股份有限公司 | Display device |
CN105914229B (en) * | 2016-06-24 | 2017-12-15 | 京东方科技集团股份有限公司 | A kind of AMOLED display base plates and preparation method thereof, display device |
KR102054190B1 (en) * | 2017-01-23 | 2019-12-10 | 동우 화인켐 주식회사 | High performance film type touch sensor and manufacturing method thereof |
CN112582342B (en) * | 2019-09-27 | 2024-03-01 | 京东方科技集团股份有限公司 | Manufacturing method of array substrate |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4326604B2 (en) * | 1997-09-29 | 2009-09-09 | 株式会社半導体エネルギー研究所 | Method for manufacturing semiconductor device |
US6218219B1 (en) | 1997-09-29 | 2001-04-17 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and fabrication method thereof |
US6255130B1 (en) | 1998-11-19 | 2001-07-03 | Samsung Electronics Co., Ltd. | Thin film transistor array panel and a method for manufacturing the same |
JP4076164B2 (en) * | 2002-04-16 | 2008-04-16 | シャープ株式会社 | Method for manufacturing active matrix substrate |
JP4946286B2 (en) * | 2006-09-11 | 2012-06-06 | 凸版印刷株式会社 | Thin film transistor array, image display device using the same, and driving method thereof |
JP2008108985A (en) * | 2006-10-26 | 2008-05-08 | Kochi Prefecture Sangyo Shinko Center | Method of manufacturing semiconductor element |
US8436349B2 (en) | 2007-02-20 | 2013-05-07 | Canon Kabushiki Kaisha | Thin-film transistor fabrication process and display device |
JP2008235871A (en) * | 2007-02-20 | 2008-10-02 | Canon Inc | Method for forming thin film transistor and display unit |
JP5354999B2 (en) * | 2007-09-26 | 2013-11-27 | キヤノン株式会社 | Method for manufacturing field effect transistor |
JP2009099847A (en) | 2007-10-18 | 2009-05-07 | Canon Inc | Thin-film transistor, its manufacturing method, and display device |
JP2009099887A (en) * | 2007-10-19 | 2009-05-07 | Hitachi Displays Ltd | Display device |
JP4844617B2 (en) * | 2008-11-05 | 2011-12-28 | ソニー株式会社 | Thin film transistor substrate and display device |
EP2184783B1 (en) * | 2008-11-07 | 2012-10-03 | Semiconductor Energy Laboratory Co, Ltd. | Semiconductor device and method for manufacturing the same |
CN105097946B (en) * | 2009-07-31 | 2018-05-08 | 株式会社半导体能源研究所 | Semiconductor device and its manufacture method |
KR101746198B1 (en) * | 2009-09-04 | 2017-06-12 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Display device and electronic device |
KR102295450B1 (en) | 2009-10-09 | 2021-08-27 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Display device |
WO2011043194A1 (en) | 2009-10-09 | 2011-04-14 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for manufacturing the same |
US9177974B2 (en) * | 2009-11-09 | 2015-11-03 | Sharp Kabushiki Kaisha | Active matrix substrate and liquid crystal display panel including the same, and method for manufacturing active matrix substrate with gate insulating film not provided where auxiliary capacitor is provided |
-
2011
- 2011-02-14 KR KR1020127030560A patent/KR101229712B1/en active IP Right Grant
- 2011-02-14 WO PCT/JP2011/000800 patent/WO2011148537A1/en active Application Filing
- 2011-02-14 US US13/699,377 patent/US9142573B1/en not_active Expired - Fee Related
- 2011-02-14 EP EP11786241.7A patent/EP2579237A4/en not_active Withdrawn
- 2011-02-14 CN CN201180024993.0A patent/CN102906804B/en active Active
- 2011-02-14 JP JP2012517092A patent/JP5133468B2/en active Active
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2022081483A (en) * | 2013-09-05 | 2022-05-31 | 株式会社半導体エネルギー研究所 | Display device |
JP7228724B2 (en) | 2013-09-05 | 2023-02-24 | 株式会社半導体エネルギー研究所 | Display device |
JP2015179811A (en) * | 2013-09-13 | 2015-10-08 | 株式会社半導体エネルギー研究所 | Semiconductor device manufacturing method |
US20220373832A1 (en) * | 2021-05-20 | 2022-11-24 | Sharp Display Technology Corporation | Active matrix substrate and liquid crystal display device |
US11644729B2 (en) * | 2021-05-20 | 2023-05-09 | Sharp Display Technology Corporation | Active matrix substrate and liquid crystal display device |
Also Published As
Publication number | Publication date |
---|---|
US9142573B1 (en) | 2015-09-22 |
WO2011148537A1 (en) | 2011-12-01 |
JP5133468B2 (en) | 2013-01-30 |
JPWO2011148537A1 (en) | 2013-07-25 |
EP2579237A1 (en) | 2013-04-10 |
KR20120136426A (en) | 2012-12-18 |
KR101229712B1 (en) | 2013-02-04 |
CN102906804B (en) | 2014-03-12 |
EP2579237A4 (en) | 2017-10-11 |
CN102906804A (en) | 2013-01-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9142573B1 (en) | Thin film transistor substrate and method for producing same | |
US9312277B2 (en) | Array substrate for display device and method of fabricating the same | |
US7649583B2 (en) | Semiconductor structure and fabricating method thereof for liquid crystal display device | |
US7566906B2 (en) | Thin film transistor array panel and manufacturing method thereof | |
WO2014020892A1 (en) | Thin film transistor and method for manufacturing same | |
US20090085041A1 (en) | Thin film transistor array panel and manufacturing method thereof | |
US7755708B2 (en) | Pixel structure for flat panel display | |
US20100289023A1 (en) | Array substrate for dislay device and method of fabricating the same | |
US20080173870A1 (en) | Thin film transistor substrate and method of producing the same | |
KR20070121594A (en) | Tft arrary substrate and manufacturing method thereof | |
KR20080077846A (en) | Thin film transistor substrate and fabricating method thereof | |
US8530899B2 (en) | Thin film transistor, display device, and manufacturing method for thin film transistor and display device | |
US7112458B2 (en) | Method of forming a liquid crystal display | |
KR20110053721A (en) | Array substrate and method of fabricating the same | |
WO2012017626A1 (en) | Thin-film transistor substrate, method for producing same, and liquid crystal display panel | |
JPH06167722A (en) | Active matrix substrate and its production | |
US8441016B2 (en) | Thin-film transistor, display device, and manufacturing method for thin-film transistors | |
US20090256151A1 (en) | Display substrate and method of manufacturing the same | |
KR20070109162A (en) | Thin film transistor substrate and method of manufacturig the same | |
JPH04111322A (en) | Manufacture of thin film transistor | |
JPH1172802A (en) | Production of active element array substrate | |
KR101588447B1 (en) | Array substrate and method of fabricating the same | |
KR100968567B1 (en) | Method of manufacturing multi-layered thin film and method of manufacturing a thin film transistor array panel including multi-layered thin film | |
JPH04233512A (en) | Production of active matrix substrate | |
KR20110060375A (en) | Array substrate and method of fabricating the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SHARP KABUSHIKI KAISHA, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YAMASHITA, TETSUYA;YOSHIDA, TOKUO;CHIKAMA, YOSHIMASA;AND OTHERS;SIGNING DATES FROM 20120313 TO 20121115;REEL/FRAME:029360/0413 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20230922 |