US20140273360A1 - Faceted semiconductor nanowire - Google Patents
Faceted semiconductor nanowire Download PDFInfo
- Publication number
- US20140273360A1 US20140273360A1 US14/013,377 US201314013377A US2014273360A1 US 20140273360 A1 US20140273360 A1 US 20140273360A1 US 201314013377 A US201314013377 A US 201314013377A US 2014273360 A1 US2014273360 A1 US 2014273360A1
- Authority
- US
- United States
- Prior art keywords
- semiconductor
- semiconductor material
- faceted
- single crystalline
- nanowire
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 433
- 239000002070 nanowire Substances 0.000 title claims abstract description 96
- 239000000463 material Substances 0.000 claims abstract description 192
- 238000000034 method Methods 0.000 claims description 53
- 239000012212 insulator Substances 0.000 claims description 20
- 210000000746 body region Anatomy 0.000 claims description 12
- 238000000151 deposition Methods 0.000 claims description 10
- 238000000407 epitaxy Methods 0.000 abstract description 26
- 239000002800 charge carrier Substances 0.000 abstract description 12
- 239000010410 layer Substances 0.000 description 68
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 33
- 229910052710 silicon Inorganic materials 0.000 description 33
- 239000010703 silicon Substances 0.000 description 33
- 239000002243 precursor Substances 0.000 description 26
- 239000000203 mixture Substances 0.000 description 21
- 239000000956 alloy Substances 0.000 description 19
- 239000000376 reactant Substances 0.000 description 18
- 229910045601 alloy Inorganic materials 0.000 description 17
- 239000004020 conductor Substances 0.000 description 17
- 229910052732 germanium Inorganic materials 0.000 description 17
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 17
- 239000003989 dielectric material Substances 0.000 description 16
- 230000012010 growth Effects 0.000 description 15
- 230000015572 biosynthetic process Effects 0.000 description 13
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 12
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 12
- 229910021419 crystalline silicon Inorganic materials 0.000 description 11
- 230000005669 field effect Effects 0.000 description 10
- 239000002019 doping agent Substances 0.000 description 9
- 230000008021 deposition Effects 0.000 description 8
- 239000000758 substrate Substances 0.000 description 8
- 238000005468 ion implantation Methods 0.000 description 6
- 125000006850 spacer group Chemical group 0.000 description 6
- 238000005229 chemical vapour deposition Methods 0.000 description 5
- 150000001875 compounds Chemical class 0.000 description 5
- 229910052751 metal Inorganic materials 0.000 description 5
- 239000002184 metal Substances 0.000 description 5
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 4
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 4
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 4
- 229910052799 carbon Inorganic materials 0.000 description 4
- 239000012159 carrier gas Substances 0.000 description 4
- 238000002513 implantation Methods 0.000 description 4
- 239000007769 metal material Substances 0.000 description 4
- 229920002120 photoresistant polymer Polymers 0.000 description 4
- 238000005240 physical vapour deposition Methods 0.000 description 4
- 229910052581 Si3N4 Inorganic materials 0.000 description 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 3
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 3
- 229910052814 silicon oxide Inorganic materials 0.000 description 3
- 229910007264 Si2H6 Inorganic materials 0.000 description 2
- 229910003910 SiCl4 Inorganic materials 0.000 description 2
- 229910003818 SiH2Cl2 Inorganic materials 0.000 description 2
- 229910003822 SiHCl3 Inorganic materials 0.000 description 2
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 2
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 2
- MCMNRKCIXSYSNV-UHFFFAOYSA-N Zirconium dioxide Chemical compound O=[Zr]=O MCMNRKCIXSYSNV-UHFFFAOYSA-N 0.000 description 2
- 229910052786 argon Inorganic materials 0.000 description 2
- 238000000231 atomic layer deposition Methods 0.000 description 2
- 230000001419 dependent effect Effects 0.000 description 2
- PZPGRFITIJYNEJ-UHFFFAOYSA-N disilane Chemical compound [SiH3][SiH3] PZPGRFITIJYNEJ-UHFFFAOYSA-N 0.000 description 2
- 239000007772 electrode material Substances 0.000 description 2
- 239000007789 gas Substances 0.000 description 2
- QUZPNFFHZPRKJD-UHFFFAOYSA-N germane Chemical compound [GeH4] QUZPNFFHZPRKJD-UHFFFAOYSA-N 0.000 description 2
- VGRFVJMYCCLWPQ-UHFFFAOYSA-N germanium Chemical compound [Ge].[Ge] VGRFVJMYCCLWPQ-UHFFFAOYSA-N 0.000 description 2
- 229910052986 germanium hydride Inorganic materials 0.000 description 2
- 239000001307 helium Substances 0.000 description 2
- 229910052734 helium Inorganic materials 0.000 description 2
- SWQJXJOGLNCZEY-UHFFFAOYSA-N helium atom Chemical compound [He] SWQJXJOGLNCZEY-UHFFFAOYSA-N 0.000 description 2
- 239000001257 hydrogen Substances 0.000 description 2
- 229910052739 hydrogen Inorganic materials 0.000 description 2
- 125000004435 hydrogen atom Chemical class [H]* 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 229910044991 metal oxide Inorganic materials 0.000 description 2
- 150000004706 metal oxides Chemical class 0.000 description 2
- 229910052757 nitrogen Inorganic materials 0.000 description 2
- 230000006911 nucleation Effects 0.000 description 2
- 238000010899 nucleation Methods 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- 238000004549 pulsed laser deposition Methods 0.000 description 2
- FDNAPBUWERUEDA-UHFFFAOYSA-N silicon tetrachloride Chemical compound Cl[Si](Cl)(Cl)Cl FDNAPBUWERUEDA-UHFFFAOYSA-N 0.000 description 2
- 239000002210 silicon-based material Substances 0.000 description 2
- -1 HfOxNy Inorganic materials 0.000 description 1
- 229910002244 LaAlO3 Inorganic materials 0.000 description 1
- BPQQTUXANYXVAA-UHFFFAOYSA-N Orthosilicate Chemical compound [O-][Si]([O-])([O-])[O-] BPQQTUXANYXVAA-UHFFFAOYSA-N 0.000 description 1
- 229910002370 SrTiO3 Inorganic materials 0.000 description 1
- 229910010303 TiOxNy Inorganic materials 0.000 description 1
- 229910003134 ZrOx Inorganic materials 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 238000005234 chemical deposition Methods 0.000 description 1
- 229910052593 corundum Inorganic materials 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 239000002178 crystalline material Substances 0.000 description 1
- 230000034373 developmental growth involved in morphogenesis Effects 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(IV) oxide Inorganic materials O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 description 1
- MRELNEQAGSRDBK-UHFFFAOYSA-N lanthanum oxide Inorganic materials [O-2].[O-2].[O-2].[La+3].[La+3] MRELNEQAGSRDBK-UHFFFAOYSA-N 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- KTUFCUMIWABKDW-UHFFFAOYSA-N oxo(oxolanthaniooxy)lanthanum Chemical compound O=[La]O[La]=O KTUFCUMIWABKDW-UHFFFAOYSA-N 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
- 229910001845 yogo sapphire Inorganic materials 0.000 description 1
- RUDFQVOCFDJEEF-UHFFFAOYSA-N yttrium(III) oxide Inorganic materials [O-2].[O-2].[O-2].[Y+3].[Y+3] RUDFQVOCFDJEEF-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
- H01L29/7853—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET the body having a non-rectangular crossection
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B82—NANOTECHNOLOGY
- B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
- B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B82—NANOTECHNOLOGY
- B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
- B82Y40/00—Manufacture or treatment of nanostructures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/04—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes
- H01L29/045—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes by their particular orientation of crystalline planes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
- H01L29/0665—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body the shape of the body defining a nanostructure
- H01L29/0669—Nanowires or nanotubes
- H01L29/0673—Nanowires or nanotubes oriented parallel to a substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41791—Source or drain electrodes for field effect devices for transistors with a horizontal current flow in a vertical sidewall, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66439—Unipolar field-effect transistors with a one- or zero-dimensional channel, e.g. quantum wire FET, in-plane gate transistor [IPG], single electron transistor [SET], striped channel transistor, Coulomb blockade transistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
- H01L29/66772—Monocristalline silicon transistors on insulating substrates, e.g. quartz substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/775—Field effect transistors with one dimensional charge carrier gas channel, e.g. quantum wire FET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78696—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel
Definitions
- the present disclosure generally relates to semiconductor devices, and particularly to faceted semiconductor nanowires and semiconductor structures employing the same, and methods of manufacturing the same.
- a conventional semiconductor nanowire is formed with a rectangular vertical cross-sectional shape and a parallel pair of vertical sidewalls, or with a rounded vertical cross-sectional shape that is obtained by a thermal anneal of a semiconductor nanowire with a rectangular vertical cross-sectional shape.
- the surface orientations of the parallel pair of vertical sidewalls may not be optimal for providing high charge carrier mobility for semiconductor devices such as fin field effect transistors.
- Surfaces of a rounded semiconductor nanowire include many different crystallographic orientations, and provide a characteristic that is an average of many different crystallographic orientations.
- Selective epitaxy of a semiconductor material is performed on a semiconductor fin to form a semiconductor nanowire.
- Surfaces of the semiconductor nanowire include facets that are non-horizontal and non-vertical.
- a gate electrode can be formed over the semiconductor nanowire such that the faceted surfaces can be employed as channel surfaces.
- the epitaxially deposited portions of the faceted semiconductor nanowire can apply stress to the channels.
- an additional semiconductor material may be added to form an outer shell of the faceted semiconductor nanowire prior to forming a gate electrode thereupon.
- the faceted surfaces of the semiconductor nanowire provide well-defined charge carrier transport properties, which can be advantageously employed to provide a semiconductor device with well-controlled device characteristics.
- a semiconductor structure includes a semiconductor nanowire located on an insulator layer and a gate stack structure.
- a predominant portion of all outer surfaces of the semiconductor nanowire is a set of crystallographic facets that are not parallel to, or perpendicular to, a horizontal interface between the semiconductor nanowire and the insulator layer.
- the gate stack structure includes a stack of a gate dielectric and a gate electrode and straddling the semiconductor nanowire.
- the semiconductor structure includes a substrate including an insulator layer, and a semiconductor nanowire located on a surface of the insulator layer.
- a predominant portion of all outer surfaces of the semiconductor nanowire is a set of crystallographic facets that are not parallel to, or perpendicular to, a horizontal interface between the semiconductor nanowire and the insulator layer.
- a method of forming a semiconductor structure is provided.
- a semiconductor fin including a single crystalline semiconductor material is provided on a top surface of an insulator layer.
- a semiconductor nanowire is formed by growing a plurality of faceted semiconductor material portions on the semiconductor fin until all physically exposed surfaces of the semiconductor nanowire become faceted surfaces that contact one another or one or more dielectric surfaces.
- FIG. 1A is a top-down view of a first exemplary semiconductor structure after formation of semiconductor fins according to a first embodiment of the present disclosure.
- FIG. 1B is a vertical cross-sectional view of the first exemplary semiconductor structure along the plane B-B′ of FIG. 1A .
- FIG. 1C is a vertical cross-sectional view of the first exemplary semiconductor structure along the plane C-C′ of FIG. 1B .
- FIG. 2A is a top-down view of the first exemplary semiconductor structure after formation of faceted semiconductor material portions according to the first embodiment of the present disclosure.
- FIG. 2B is a vertical cross-sectional view of the first exemplary semiconductor structure along the plane B-B′ of FIG. 2A .
- FIG. 2C is a vertical cross-sectional view of the first exemplary semiconductor structure along the plane C-C′ of FIG. 2B .
- FIG. 3A is a top-down view of the first exemplary semiconductor structure after formation of a gate stack structure according to the first embodiment of the present disclosure.
- FIG. 3B is a vertical cross-sectional view of the first exemplary semiconductor structure along the plane B-B′ of FIG. 3A .
- FIG. 3C is a vertical cross-sectional view of the first exemplary semiconductor structure along the plane C-C′ of FIG. 3B .
- FIG. 3D is a vertical cross-sectional view of the first exemplary semiconductor structure along the plane D-D′ of FIG. 3B .
- FIG. 4A is a top-down view of the first exemplary semiconductor structure after formation of a gate spacer and source and drain regions according to the first embodiment of the present disclosure.
- FIG. 4B is a vertical cross-sectional view of the first exemplary semiconductor structure along the plane B-B′ of FIG. 4A .
- FIG. 4C is a vertical cross-sectional view of the first exemplary semiconductor structure along the plane C-C′ of FIG. 4B .
- FIG. 4D is a vertical cross-sectional view of the first exemplary semiconductor structure along the plane D-D′ of FIG. 4B .
- FIG. 5A is a top-down view of the first exemplary semiconductor structure after formation of a contact-level dielectric layer and various contact via structures according to the first embodiment of the present disclosure.
- FIG. 5B is a vertical cross-sectional view of the first exemplary semiconductor structure along the plane B-B′ of FIG. 5A .
- FIG. 5C is a vertical cross-sectional view of the first exemplary semiconductor structure along the plane C-C′ of FIG. 5B .
- FIG. 5D is a vertical cross-sectional view of the first exemplary semiconductor structure along the plane D-D′ of FIG. 5B .
- FIG. 6A is a top-down view of a second exemplary semiconductor structure after formation of a semiconductor shell region according to a second embodiment of the present disclosure.
- FIG. 6B is a vertical cross-sectional view of the second exemplary semiconductor structure along the plane B-B′ of FIG. 6A .
- FIG. 6C is a vertical cross-sectional view of the second exemplary semiconductor structure along the plane C-C′ of FIG. 6B .
- FIG. 7A is a top-down view of a second exemplary semiconductor structure after formation of a gate stack structure according to a second embodiment of the present disclosure.
- FIG. 7B is a vertical cross-sectional view of the second exemplary semiconductor structure along the plane B-B′ of FIG. 7A .
- FIG. 7C is a vertical cross-sectional view of the second exemplary semiconductor structure along the plane C-C′ of FIG. 7B .
- FIG. 7D is a vertical cross-sectional view of the second exemplary semiconductor structure along the plane D-D′ of FIG. 7B .
- FIG. 8A is a top-down view of a second exemplary semiconductor structure after formation of a gate spacer and source and drain regions according to a second embodiment of the present disclosure.
- FIG. 8B is a vertical cross-sectional view of the second exemplary semiconductor structure along the plane B-B′ of FIG. 8A .
- FIG. 8C is a vertical cross-sectional view of the second exemplary semiconductor structure along the plane C-C′ of FIG. 8B .
- FIG. 8D is a vertical cross-sectional view of the second exemplary semiconductor structure along the plane D-D′ of FIG. 8B .
- FIG. 9A is a top-down view of a second exemplary semiconductor structure after formation of a contact-level dielectric layer and various contact via structures according to a second embodiment of the present disclosure.
- FIG. 9B is a vertical cross-sectional view of the second exemplary semiconductor structure along the plane B-B′ of FIG. 9A .
- FIG. 9C is a vertical cross-sectional view of the second exemplary semiconductor structure along the plane C-C′ of FIG. 9B .
- FIG. 9D is a vertical cross-sectional view of the second exemplary semiconductor structure along the plane D-D′ of FIG. 9B .
- the present disclosure relates to faceted semiconductor nanowires and semiconductor structures employing the same, and methods of manufacturing the same. Aspects of the present disclosure are now described in detail with accompanying figures. It is noted that like reference numerals refer to like elements across different embodiments.
- the drawings are not necessarily drawn to scale. The drawings are not necessarily drawn to scale. As used herein, ordinals are employed to distinguish similar elements, and a same element may be labeled with different ordinals across the specification and the claims.
- a first exemplary semiconductor according to a first embodiment of the present disclosure includes a plurality of semiconductor fins 2 formed on a substrate 8 .
- the substrate 8 can include an insulator layer 120 and a handle substrate 108 .
- the insulator layer 120 includes a dielectric material such as silicon oxide, silicon nitride, silicon oxynitride, or a combination thereof.
- the handle substrate 108 can include a semiconductor material, a conductive material, a dielectric material, or a combination thereof, and provides mechanical support to the insulator layer 120 and the structures thereupon.
- the plurality of semiconductor fins 2 includes a semiconductor material, which is herein referred to as a first single crystalline semiconductor material.
- the first single crystalline semiconductor material can be, for example, single crystalline silicon, single crystalline germanium, a single crystalline alloy of at least two of silicon, germanium, and carbon, a single crystalline compound semiconductor material, a polycrystalline elemental semiconductor material, a polycrystalline alloy of at least two of silicon, germanium, and carbon, a polycrystalline compound semiconductor material, or an amorphous semiconductor material.
- the semiconductor material of the plurality of semiconductor fins 2 is single crystalline.
- the plurality of semiconductor fins 2 can include a single crystalline silicon material, which can be intrinsic single crystalline silicon, p-doped single crystalline silicon, or n-doped single crystalline silicon.
- the plurality of semiconductor fins 2 can be formed, for example, by providing a semiconductor-on-insulator (SOI) substrate including vertical stack of the handle substrate 108 , the insulator layer 120 (which is a buried insulator layer), and a top semiconductor layer including the first single crystalline semiconductor material.
- SOI semiconductor-on-insulator
- the top semiconductor layer is patterned by a combination of lithographic methods and an anisotropic etch to form the plurality of semiconductor fins 2 .
- the plurality of semiconductor fins 2 can be formed directly on the top surface of the insulator layer 120 .
- each of the plurality of semiconductor fins 2 can include a pair of vertical sidewalls that extend along a lengthwise direction the semiconductor fin 101 .
- a “lengthwise direction” of an object is a direction along which the moment of inertia of the object becomes a minimum.
- the lengthwise direction of the plurality of semiconductor fins 2 can be a horizontal direction.
- the plurality of semiconductor fins 2 can have a same horizontal lengthwise direction, i.e., the lengthwise directions of the plurality of semiconductor fins 2 can be parallel among each other and parallel to an interface between the insulator layer 120 and the plurality of semiconductor fins 2 .
- a plurality of faceted semiconductor material portions 4 is grown on physically exposed surfaces of the plurality of semiconductor fins 2 .
- the plurality of faceted semiconductor material portions 4 includes a second single crystalline semiconductor material, and grows directly on semiconductor surfaces of the plurality of semiconductor fins 2 .
- physically exposed surfaces of each faceted semiconductor material portion 4 can consist of crystallographic facets of the second single crystalline semiconductor during the growth of the plurality of faceted semiconductor material portions 4 .
- a selective epitaxy process can be employed to grow the plurality of faceted semiconductor material portions 4 .
- the selective epitaxy process is herein referred to as a first selective epitaxy process.
- the exemplary semiconductor structure including physically exposed surfaces of the plurality of semiconductor fins 2 is loaded into a process chamber, and at least one reactant precursor for the second single crystalline semiconductor material and an etchant are flowed into the process chamber.
- the flow rate of the at least one reactant precursor for the second single crystalline semiconductor material and the flow rate of the etchant can be time-invariant (i.e., constant as a function of time), or can be modulated as a function of time.
- the flow rate of the at least one reactant precursor for the second single crystalline semiconductor material and the flow rate of the etchant are selected such that the deposition of the second single crystalline semiconductor material proceeds selectively, i.e., proceeds on semiconductor surfaces and does not proceed on dielectric surfaces.
- the etch rate for any semiconductor material that may nucleate on dielectric surfaces is greater than the rate of growth of a seed semiconductor material for nucleation on the dielectric surfaces is etched immediately, and does not result in a sustainable mechanism.
- the at least one reactant precursor does not nucleate on any dielectric surface during the selective epitaxy process.
- Deposition rates of the plurality of faceted semiconductor material portions 4 can be dependent on the surface orientations of the physically exposed surfaces of the plurality of semiconductor fins 2 .
- deposition of the second single crystalline semiconductor material can proceed on all physically exposed surfaces of the plurality of semiconductor fins 2 .
- deposition of the second single crystalline semiconductor material can proceed only on a subset of surface orientations of the physically exposed surfaces of the plurality of semiconductor fins 2 , and does not proceed on another subset of surface orientations of the physically exposed surfaces of the plurality of semiconductor fins 2 .
- the plurality of faceted semiconductor material portions 4 can be deposited on all surfaces of the at least one pair of vertical sidewalls of the plurality of semiconductor fins 2 .
- each of the faceted surfaces can become adjoined to at least another of the faceted surfaces upon completion of the selective epitaxy process.
- a first surface adjoins a second surface when an edge of the first surface coincides with an edge of the second surface.
- the selective epitaxy process can be performed in a process chamber for a duration of time.
- all of physically exposed surfaces of the plurality of faceted semiconductor material portions can become faceted surfaces having crystallographically equivalent orientations.
- the faceted surfaces of the plurality of faceted semiconductor material portions 4 are not parallel to, or perpendicular to, the top surface of the insulator layer 120 .
- the crystallographically equivalent orientations of the faceted surface of the plurality of faceted semiconductor material portions 4 are ⁇ 111 ⁇ orientations.
- orientations refer to a set of crystallographic orientations that are equivalent to a (hkl) orientation by crystal symmetry of a single crystalline material.
- the top surface(s) of the plurality of semiconductor fins 2 can include one of ⁇ 001 ⁇ surfaces and sidewalls of the plurality of semiconductor fins 2 can include ⁇ 110 ⁇ surfaces or ⁇ 100 ⁇ surfaces.
- the crystallographically equivalent orientations of the faceted surface of the plurality of faceted semiconductor material portions 4 can be ⁇ 111 ⁇ orientations.
- the top surface(s) of the plurality of semiconductor fins 2 can include one of ⁇ 110 ⁇ surfaces and sidewalls of the plurality of semiconductor fins 2 can include ⁇ 001 ⁇ surfaces or ⁇ 110 ⁇ surfaces.
- the crystallographically equivalent orientations of the faceted surface of the plurality of faceted semiconductor material portions 4 can be ⁇ 111 ⁇ orientations.
- the first single crystalline semiconductor material and the second single crystalline semiconductor material can have the same composition or different compositions.
- the first single crystalline semiconductor material can be single crystalline silicon
- the second single crystalline semiconductor material can be a single crystalline silicon-germanium alloy.
- the second single crystalline semiconductor material can apply a tensile stress to the first single crystalline semiconductor material in the plurality of semiconductor fins 2 .
- an atomic concentration of germanium in the second single crystalline semiconductor material can be in a range from 10% to 50%.
- the first single crystalline semiconductor material can include silicon at an atomic concentration of at least 90%.
- the first single crystalline semiconductor material can be doped or undoped silicon, or a doped or undoped silicon-germanium alloy in which the atomic concentration of silicon is at least 90%.
- the first single crystalline semiconductor material can consist of silicon or consist of silicon and at least one electrical dopant. If the first single crystalline semiconductor material include a semiconductor material having a lattice constant lesser than the lattice constant of the second single crystalline semiconductor material, the second single crystalline semiconductor material in the plurality of faceted semiconductor material portions 4 can be under compressive strain. Channels to be formed in the plurality of faceted semiconductor material portions 4 can be under compressive strain, and the mobility of charge carriers therein is changed due to the compressive strain.
- the compressive strain can be a biaxial compressive strain within a plane that is parallel to the most proximate faceted surface of the semiconductor nanowire ( 2 , 4 ).
- the change in the mobility of charge carriers can be advantageously employed to increase the on-current of a field effect transistor.
- p-type field effect transistors can be formed employing semiconductor shell regions 6 under compressive strain.
- the first single crystalline semiconductor material can be a single crystalline silicon-germanium alloy
- the second single crystalline semiconductor material can be single crystalline silicon.
- the second single crystalline semiconductor material can apply a compressive stress to the first single crystalline semiconductor material in the plurality of semiconductor fins 2 .
- an atomic concentration of germanium in the first single crystalline semiconductor material can be in a range from 10% to 50%.
- the second single crystalline semiconductor material can include silicon at an atomic concentration of at least 90%.
- the second single crystalline semiconductor material can be doped or undoped silicon, or a doped or undoped silicon-germanium alloy in which the atomic concentration of silicon is at least 90%.
- the second single crystalline semiconductor material can consist of silicon or consist of silicon and at least one electrical dopant. If the first single crystalline semiconductor material include a semiconductor material having a lattice constant lesser than the lattice constant of the second single crystalline semiconductor material, the second single crystalline semiconductor material in the plurality of faceted semiconductor material portions 4 can be under tensile strain. Channels to be formed in the plurality of faceted semiconductor material portions 4 can be under tensile strain, and the mobility of charge carriers therein is changed due to the tensile strain.
- the tensile strain can be a biaxial tensile strain within a plane that is parallel to the most proximate faceted surface of the semiconductor nanowire ( 2 , 4 ).
- the change in the mobility of charge carriers can be advantageously employed to increase the on-current of a field effect transistor.
- p-type field effect transistors can be formed employing semiconductor shell regions 6 under tensile strain.
- the semiconductor composition of the first single crystalline semiconductor material can be the same as the semiconductor composition of the second single crystalline semiconductor material.
- a “semiconductor composition” of a semiconductor material refers to a composition of the semiconductor material less all electrical dopants, i.e., p-type dopants or n-type dopants, within the semiconductor material.
- a semiconductor composition of a semiconductor material refers to the composition of an intrinsic equivalent of the semiconductor material.
- the semiconductor composition of the first single crystalline semiconductor material and the semiconductor composition of the second single crystalline semiconductor material can consist of silicon, or can consist of silicon and carbon.
- the semiconductor composition of the first single crystalline semiconductor material and the semiconductor composition of the second single crystalline semiconductor material can consist of silicon and germanium, or can consist of silicon, germanium, and carbon.
- one or both of the first and second single crystalline semiconductor material can include a compound semiconductor material.
- the at least one reactant precursor can include at least one silicon-containing precursor and/or at least one germanium-containing precursor.
- the at least one silicon-containing precursor can include at least one of SiH 4 , SiH 2 Cl 2 , SiHCl 3 , SiCl 4 , and Si 2 H 6 .
- the at least one germanium-containing precursor can include at least one of GeH 4 and Ge 2 H 6 .
- the etchant can include HCl.
- the molar ratio of the at least one reactant precursor (i.e., all of the at least one reactant precursor) to the etchant is in a range from 2:1 to 1:10 in the process chamber during the selective epitaxy process.
- the pressure of the selective epitaxy process is maintained in a range that provides differential growth rates for different crystallographic surfaces of the second single crystalline semiconductor material.
- the partial pressure of the etchant can be in a range from 1 Torr to 50 Torr, and the partial pressure of all of the at least one reactant precursor is in a range from 0.1 Torr to 10 Torr, although lesser and greater partial pressures can also be employed for the etchant and/or the at least one reactant precursor.
- At least one carrier gas may optionally be employed.
- Exemplary gases that may be employed as a carrier gas include, but are not limited to, hydrogen, nitrogen, helium, and argon.
- the total pressure in the process chamber can be in a range from 5 Torr to 200 Torr, although lesser and greater total pressures can also be employed.
- the temperature of the process chamber during the selective epitaxy process can be in a range from 600° C. to 900° C., although lesser and greater temperatures can also be employed.
- the lateral spacing among the plurality of semiconductor fins 2 and the growth of the plurality of faceted semiconductor material portions 4 can be controlled such that faceted semiconductor material portions 4 formed on different semiconductor fins 2 do not contact each other.
- a subset of the plurality of faceted semiconductor material portions 4 that are formed directly on one of the plurality of semiconductor fins 2 does not contact any other subset of the plurality of faceted semiconductor material portions 4 that are formed directly on any other of the plurality of semiconductor fins 2 .
- This feature can be advantageously employed to prevent electrically shorting a plurality of semiconductor fins 2 while providing an additional semiconductor material to each semiconductor fin 2 through selective epitaxy of the second single crystalline semiconductor material.
- an anneal at an elevated temperature can be optionally employed to interdiffuse semiconductor materials across interfaces between the plurality of semiconductor fins 2 and the plurality of faceted semiconductor material portions 4 .
- the temperature of the anneal can be, for example, in a range from 800° C. to 1,100° C.
- the semiconductor materials in the plurality of semiconductor fins 2 and the plurality of faceted semiconductor material portions 4 can be partially, or completely, homogenized.
- each contiguous set of a semiconductor fin 2 and faceted semiconductor material portions 4 can collectively constitute a semiconductor nanowire ( 2 , 4 ).
- a “semiconductor nanowire” refers to a contiguous semiconductor material portion that extends along a lengthwise direction and having a maximum lateral dimension (the greatest of any dimension perpendicular to the lengthwise dimension) that does not exceed 100 nm.
- each semiconductor nanowire ( 2 , 4 ) can have a uniform vertical cross-sectional area along the lengthwise direction of the semiconductor nanowire ( 2 , 4 ). In other words, the vertical cross-sectional area within planes perpendicular to the lengthwise direction of each semiconductor nanowire ( 2 , 4 ) can be invariant under translation along the lengthwise direction of the semiconductor nanowire ( 2 , 4 ).
- all physically exposed surfaces of the semiconductor nanowire ( 2 , 4 ) are faceted surfaces that contact one another or one or more dielectric surfaces such as the top surface of the dielectric material layer 120 .
- the formation of the plurality of semiconductor nanowires ( 2 , 4 ) can be performed by performing the selective epitaxy process until all physically exposed surfaces of the semiconductor nanowire ( 2 , 4 ) become faceted surfaces that contact one another or one or more dielectric surfaces.
- a predominant portion of all outer surfaces of each semiconductor nanowire ( 2 , 4 ) can be a set of crystallographic facets that are not parallel to, or perpendicular to, a horizontal interface between the semiconductor nanowire ( 2 , 4 ) and the buried insulator layer 120 .
- a “predominant portion” of a set of surfaces refers to any subset of surfaces that occupies more than 50% of the entirety of the areas of the set of surfaces.
- the set of crystallographic facets can be a set of faceted surfaces of the plurality of faceted semiconductor material portions 4 .
- Each crystallographic facet of a semiconductor nanowire ( 2 , 4 ) can be adjoined to at least another of the crystallographic facets on the same semiconductor nanowire ( 2 , 4 ).
- the growth of the plurality of faceted semiconductor material portions can be performed in a processing condition that prevents further growth of the plurality of faceted semiconductor material portions 4 after all faceted surfaces of the semiconductor nanowire ( 2 , 4 ) contact one another or one or more dielectric surfaces.
- Each semiconductor nanowire ( 2 , 4 ) includes a semiconductor fin 2 and a plurality of faceted semiconductor material portions 4 located on sidewalls of the semiconductor fin 2 . If the a semiconductor fin 2 include a parallel pair of vertical sidewalls that extend along a lengthwise direction, the plurality of faceted semiconductor material portions 4 can be formed on all surfaces of the parallel pair of vertical sidewalls.
- a gate stack structure ( 30 , 31 , 32 , 38 ) straddling the semiconductor nanowire ( 2 , 4 ) is formed.
- the gate stack structure ( 30 , 31 , 32 , 38 ) includes a stack of a gate dielectric 30 and a gate electrode ( 31 , 32 ).
- the gate stack structure ( 30 , 31 , 32 , 38 ) can be formed, for example, by deposition of gate stack layers and subsequent patterning of the gate stack layers.
- the gate stack layers can be subsequently deposited over the plurality of semiconductor nanowires ( 2 , 4 ) and on the physically exposed portions of the top surface of the substrate 8 .
- the gate stack layers can include a stack, from bottom to top, of a gate dielectric layer, at least one gate conductor layer, and optionally, a gate cap dielectric layer.
- Each of the gate stack layers can be a conformal material layer, i.e., can have a uniform thickness throughout.
- the gate stack structure ( 30 , 31 , 32 , 38 ) is formed by patterning the gate stack layers.
- the gate stack layers can be patterned by an anisotropic etch process employing a patterned photoresist (not shown) as a masking layer to form the gate stack structure ( 30 , 31 , 32 , 38 ), which includes a gate dielectric 30 , a gate conductor ( 31 , 32 ), and optionally, a gate cap dielectric 38 .
- the gate stack structure ( 30 , 31 , 32 , 38 ) can include a gate dielectric 30 , a lower gate conductor portion 31 , an upper gate conductor portion 32 , and a gate cap dielectric 38 .
- the gate dielectric layer, and consequently, the gate dielectric 30 can include a dielectric material, which can be silicon oxide, silicon nitride, silicon oxynitride, or a stack thereof. Alternately or additionally, the gate dielectric layer, and consequently, the gate dielectric 30 , can include a high dielectric constant (high-k) material layer having a dielectric constant greater than 3.9. In one embodiment, the gate dielectric layer can include a dielectric metal oxide, which is a high-k material containing a metal and oxygen, and is known in the art as high-k gate dielectric materials.
- Dielectric metal oxides can be deposited by methods well known in the art including, for example, chemical vapor deposition (CVD), physical vapor deposition (PVD), molecular beam deposition (MBD), pulsed laser deposition (PLD), liquid source misted chemical deposition (LSMCD), atomic layer deposition (ALD), etc.
- CVD chemical vapor deposition
- PVD physical vapor deposition
- MLD molecular beam deposition
- PLD pulsed laser deposition
- LSMCD liquid source misted chemical deposition
- ALD atomic layer deposition
- Exemplary high-k dielectric material include HfO 2 , ZrO 2 , La 2 O 3 , Al 2 O 3 , TiO 2 , SrTiO 3 , LaAlO 3 , Y 2 O 3 , HfO x N y , ZrO x N y , La 2 O x N y , Al 2 O x N y , TiO x N y , SrTiO x N y , LaAlO x N y , Y 2 O x N y , a silicate thereof, and an alloy thereof.
- Each value of x is independently from 0.5 to 3 and each value of y is independently from 0 to 2.
- the thickness of the gate dielectric layer 50 L can be from 0.9 nm to 6 nm, although lesser and greater thicknesses can also be employed.
- the gate conductor layer can be a single layer or a plurality of layers.
- the gate conductor layer can include a lower gate conductor layer from which the lower gate conductor portion 31 is patterned and an upper gate conductor layer from which the upper gate conductor portion 32 is patterned.
- the gate conductor layer, and consequently, each of the lower and upper gate conductor portions ( 31 , 32 ), can include a conductive material, which can be a doped semiconductor material, a metallic material, or a combination thereof.
- the doped semiconductor material if present, can be doped polysilicon, doped polycrystalline germanium, a doped silicon-germanium alloy, any other doped elemental or compound semiconductor material, or a combination thereof.
- the metallic material can be any metallic material that can be deposited by chemical vapor deposition (CVD), physical vapor deposition (PVD), or a combination thereof.
- the metallic material can include aluminum and/or tungsten.
- the thickness of the gate conductor layer can be from 20 nm to 200 nm, although lesser and greater thicknesses can also be employed.
- the lower gate conductor portion 31 can include a workfunction material
- the upper gate conductor portion 32 can include a doped semiconductor material.
- the gate cap dielectric layer can include a dielectric material such as silicon nitride, silicon oxide, organosilicate glass (OSG), a high dielectric constant (high-k) material layer that can be employed for the gate dielectric layer, or a combination thereof.
- the gate cap dielectric layer can be deposited, for example, by chemical vapor deposition or by any other deposition method known in the art.
- the thickness of the gate cap dielectric layer if present, can be from 10 nm to 200 nm, and typically from 20 nm to 100 nm, although lesser and greater thicknesses can also be employed.
- a photoresist layer is applied over the gate stack layers and is lithographically patterned.
- the pattern in the photoresist layer is transferred through the gate stack layers, for example, by an anisotropic that employs the patterned photoresist layer as an etch masks and employs the gate dielectric layer as an etch stop layer.
- an isotropic etch which can be, for example, a wet etch.
- an anneal at an elevated temperature may be employed to partially, or fully, homogenize the first single crystalline semiconductor material in the semiconductor fin 2 and the second single crystalline semiconductor material in the plurality of faceted semiconductor material portions 4 .
- the semiconductor nanowire ( 2 , 4 ) may be completely homogenized so that the composition of the semiconductor material is the same throughout each semiconductor nanowire ( 2 , 4 ).
- the semiconductor nanowire ( 2 , 4 ) may be completely homogenized so that a composition gradient exists between surface positions of the semiconductor nanowire ( 2 , 4 ) and inner portions of the semiconductor nanowire ( 2 , 4 ).
- the temperature of the anneal can be, for example, in a range from 600° C. to 1,100° C.
- an anneal may be avoided to maintain a difference in material composition across the semiconductor fin 2 and the plurality of faceted semiconductor material portions 4 .
- a gate spacer 52 can be formed around the gate stack structure ( 30 , 31 , 32 , 38 ).
- the gate spacer 52 can be formed, for example, by conformal deposition of a dielectric material layer and an anisotropic etch that removes horizontal portions of the dielectric material layer. The remaining vertical portions of the dielectric material layer constitute the gate spacer 52 .
- Ion implantation of electrical dopants can be performed into the semiconductor nanowire ( 2 , 4 ) employing masked ion implantation or employing unmasked ion implantation.
- the gate stack structure ( 30 , 31 , 32 , 38 ) functions as a self-aligned implantation mask during the implantation process(es).
- the implanted portions of each semiconductor nanowire include a source region ( 2 S, 4 S) and a drain region ( 2 D, 4 D).
- the source region ( 2 S, 4 S) includes a fin source portion 2 S and a facet-containing source portion 4 S.
- the drain region ( 2 D, 4 D) includes a fin drain portion 2 D and a facet-containing drain portion 4 D.
- the unimplanted portions of each semiconductor nanowire further includes a body region ( 2 B, 4 B), which laterally contacts a source region ( 2 S, 4 S) and a drain region ( 2 D, 4 D).
- Each body region ( 2 B, 4 B) includes a fin body portion 2 B and a facet-containing body portion 4 B.
- the semiconductor fin ( 2 S, 2 D, 2 B) includes the fin source portion 2 S, the fin drain portion 2 D, and the fin body portion 2 B, and the plurality of faceted semiconductor material portions ( 4 S, 4 D, 4 B) includes a facet-containing source portion 4 S, a facet-containing drain portion 4 D, and a facet-containing body portion 4 B.
- the source region ( 2 S, 4 S) and the drain region ( 2 D, 4 D) are formed within end portions of the semiconductor nanowire ( 2 S, 2 B, 2 D, 4 S, 4 B, 4 D).
- the source region ( 2 S, 4 S) and the drain region ( 2 D, 4 D) are laterally spaced from each other by a body region ( 2 B, 4 B) underlying the gate stack structure ( 30 , 31 , 32 , 38 ).
- each semiconductor nanowire ( 2 S, 2 D, 2 B, 4 S, 4 D, 4 B) can include a source region ( 2 S, 4 S) located at a first end portion of the semiconductor nanowire ( 2 S, 2 D, 2 B, 4 S, 4 D, 4 B), a drain region ( 2 D, 4 D) located at a second end portion of the semiconductor nanowire ( 2 S, 2 D, 2 B, 4 S, 4 D, 4 B) and is laterally spaced from the source region ( 2 S, 4 S), and a body region ( 2 B, 4 B) laterally contacting the source region ( 2 S, 4 S) and the drain region ( 2 D, 4 D) and underlying the gate stack structure ( 30 , 31 , 32 , 38 ).
- a contact-level dielectric material layer 90 may be formed over the plurality of semiconductor nanowires ( 2 S, 2 D, 2 B, 4 S, 4 D, 4 B) and the gate stack structure ( 30 , 31 , 32 , 38 ). Via cavities can be formed through the contact-level dielectric material layer 90 , and can be filled with contact via structures 94 .
- metal semiconductor alloy portions 92 can be formed on surfaces of the facet-containing source portions 4 S and the facet-containing drain portions 4 D by reacting a metal with surface portions of the second single crystalline semiconductor material prior to formation of the contact via structures 94 .
- the gate stack structures include disposable materials, and are replaced with replacement gate materials (including a gate dielectric material and a gate electrode material).
- a second exemplary semiconductor structure by growing a semiconductor shell region 6 on physically exposed surfaces of the plurality of semiconductor fins 2 and the plurality of faceted semiconductor material portions 4 .
- the semiconductor shell region 6 can be formed by growing an additional semiconductor material on all physically exposed surfaces of the semiconductor nanowire ( 2 , 4 ).
- the additional semiconductor material is herein referred to as a third single crystalline semiconductor material.
- Each semiconductor shell region 6 is deposited as a single crystalline semiconductor material that is in epitaxial alignment with the single crystalline semiconductor materials of the underlying semiconductor fin ( 2 , 4 ).
- the growth of the semiconductor shell regions 6 from all of the physically exposed surfaces of the semiconductor nanowire ( 2 , 4 ) can be effected by another selective epitaxy process, which is herein referred to as a second selective epitaxy process.
- the second selective epitaxy process employs a process condition that causes the third semiconductor material to grow in a direction perpendicular to the faceted surfaces.
- the exemplary semiconductor structure including physically exposed surfaces of the plurality of semiconductor nanowires ( 2 , 4 ) is loaded into a process chamber, and at least one reactant precursor for the third single crystalline semiconductor material and an etchant are flowed into the process chamber.
- the flow rate of the at least one reactant precursor for the third single crystalline semiconductor material and the flow rate of the etchant can be time-invariant (i.e., constant as a function of time), or can be modulated as a function of time.
- the flow rate of the at least one reactant precursor for the third single crystalline semiconductor material and the flow rate of the etchant are selected such that the deposition of the third single crystalline semiconductor material proceeds selectively, i.e., proceeds on semiconductor surfaces and does not proceed on dielectric surfaces.
- the etch rate for any semiconductor material that may nucleate on dielectric surfaces is greater than the rate of growth of a seed semiconductor material for nucleation on the dielectric surfaces is etched immediately, and does not result in a sustainable mechanism.
- the at least one reactant precursor does not nucleate on any dielectric surface during the selective epitaxy process.
- the process conditions of the second selective epitaxy process can be selected such that the growth rate of the semiconductor shell regions 6 is dependent on the surface orientations of the physically exposed surfaces of the plurality of semiconductor nanowires ( 2 , 4 ).
- composition of the third single crystalline semiconductor material can be the same as, or different from, the composition of the first single crystalline semiconductor material. Further, the composition of the third single crystalline semiconductor material can be the same as, or different from, the composition of the second single crystalline semiconductor material.
- the first single crystalline semiconductor material and the second single crystalline semiconductor material can be single crystalline silicon
- the third single crystalline semiconductor material can be a single crystalline silicon-germanium alloy.
- the second single crystalline semiconductor material can apply a tensile stress to the first and second single crystalline semiconductor materials.
- an atomic concentration of germanium in the third single crystalline semiconductor material can be in a range from 10% to 50%.
- the first and/or second single crystalline semiconductor materials can include silicon at an atomic concentration of at least 90%.
- the first and/or second single crystalline semiconductor materials can be doped or undoped silicon, or a doped or undoped silicon-germanium alloy in which the atomic concentration of silicon is at least 90%.
- the first and/or second single crystalline semiconductor materials can consist of silicon or consist of silicon and at least one electrical dopant.
- the third single crystalline semiconductor material in the semiconductor shell regions 6 can be under compressive strain.
- Channels to be formed in the semiconductor shell regions 6 can be under compressive strain, and the mobility of charge carriers therein is changed due to the compressive strain.
- the compressive strain can be a biaxial compressive strain within a plane that is parallel to the most proximate faceted surface of the semiconductor nanowire ( 2 , 4 , 6 ).
- the change in the mobility of charge carriers can be advantageously employed to increase the on-current of a field effect transistor.
- p-type field effect transistors can be formed employing semiconductor shell regions 6 under compressive strain.
- the first and second single crystalline semiconductor material can be a single crystalline silicon-germanium alloy
- the third single crystalline semiconductor material can be single crystalline silicon.
- the third single crystalline semiconductor material can apply a compressive stress to the first and second single crystalline semiconductor materials.
- an atomic concentration of germanium in the first and/or second single crystalline semiconductor materials can be in a range from 10% to 50%.
- the third single crystalline semiconductor material can include silicon at an atomic concentration of at least 90%.
- the third single crystalline semiconductor material can be doped or undoped silicon, or a doped or undoped silicon-germanium alloy in which the atomic concentration of silicon is at least 90%.
- the third single crystalline semiconductor material can consist of silicon or consist of silicon and at least one electrical dopant.
- one or more of the first, second, and third single crystalline semiconductor materials can include a compound semiconductor material.
- the atomic concentration of germanium in the first single crystalline semiconductor materials can be less than 10% and the atomic concentration of silicon in the first single crystalline semiconductor material can be greater than 90%.
- the first single crystalline semiconductor material can be a single crystalline silicon material.
- the second single crystalline semiconductor material as deposited may be a silicon-germanium alloy having an atomic concentration of germanium greater than 10% or may be a single crystalline germanium material.
- Each semiconductor nanowire ( 2 , 4 ) may be annealed to interdiffuse the first and second single crystalline semiconductor materials prior to formation of the semiconductor shell regions 6 .
- the semiconductor nanowire ( 2 , 4 ) includes a single crystalline silicon-germanium alloy material, which may be homogenized (i.e., have a uniform composition throughout) or may have a concentration gradient therein.
- the single crystalline silicon-germanium alloy material is an alloy of the first single crystalline semiconductor material and the second single crystalline semiconductor material.
- a semiconductor shell region 6 is added to each semiconductor nanowire ( 2 , 4 ).
- the third single crystalline semiconductor material of the semiconductor shell region 6 can have a different composition than the alloy of the first and second single crystalline semiconductor materials within the semiconductor nanowire ( 2 , 4 , 6 ) that incorporates the semiconductor shell region 6 .
- the third single crystalline semiconductor material can be single crystalline silicon.
- the semiconductor shell regions 6 can be under tensile strain.
- Channels to be formed in the semiconductor shell regions 6 can be under tensile strain, and the mobility of charge carriers therein is changed due to the tensile strain.
- the tensile strain can be a biaxial tensile strain within a plane that is parallel to the most proximate faceted surface of the semiconductor nanowire ( 2 , 4 , 6 ).
- the change in the mobility of charge carriers can be advantageously employed to increase the on-current of a field effect transistor.
- n-type field effect transistors can be formed employing semiconductor shell regions 6 under tensile strain.
- the semiconductor shell regions 6 can have a different charge carrier mobility than the semiconductor fin 2 or the plurality of faceted semiconductor material portions 4 .
- the at least one reactant precursor can include at least one silicon-containing precursor and/or at least one germanium-containing precursor.
- the at least one silicon-containing precursor can include at least one of SiH 4 , SiH 2 Cl 2 , SiHCl 3 , SiCl 4 , and Si 2 H 6 .
- the at least one germanium-containing precursor can include at least one of GeH 4 and Ge 2 H 6 .
- the etchant can include HCl.
- the molar ratio of the at least one reactant precursor (i.e., all of the at least one reactant precursor) to the etchant is in a range from 4:1 to 1:5 in the process chamber during the selective epitaxy process.
- the pressure of the selective epitaxy process is maintained in a range that provides substantially same growth rates for different crystallographic surfaces of the third single crystalline semiconductor material.
- a plurality of growth rates are substantially the same if the least growth rate among the plurality of growth rates is greater than 2 ⁇ 3 of the greatest growth rate among the plurality of growth rates.
- the partial pressure of the etchant can be in a range from 1 Torr to 50 Torr, and the partial pressure of all of the at least one reactant precursor is in a range from 2 Torr to 20 Torr, although lesser and greater partial pressures can also be employed for the etchant and/or the at least one reactant precursor.
- At least one carrier gas may optionally be employed.
- Exemplary gases that may be employed as a carrier gas include, but are not limited to, hydrogen, nitrogen, helium, and argon.
- the total pressure in the process chamber can be in a range from 20 Torr to 200 Torr, although lesser and greater total pressures can also be employed.
- the temperature of the process chamber during the second selective epitaxy process can be in a range from 600° C. to 900° C., although lesser and greater temperatures can also be employed.
- a semiconductor shell region 6 is added to each semiconductor nanowire ( 2 , 4 , 6 ) by the second selective epitaxy process.
- the process parameters of the second selective epitaxy process can be controlled such that semiconductor shell regions 6 formed on different contiguous combinations of a semiconductor fin 2 and faceted semiconductor material portions 4 do not contact each other.
- This feature can be advantageously employed to prevent electrically shorting a plurality of semiconductor nanowires ( 2 , 4 , 6 ) including the semiconductor shell regions 6 while growing a semiconductor shell region 6 on each contiguous combination of a semiconductor fin 2 and faceted semiconductor material portions 4 (i.e., a semiconductor nanowire ( 2 , 4 ) prior to growth of the semiconductor shell regions 6 ) through selective epitaxy of the third single crystalline semiconductor material.
- Each semiconductor nanowire ( 2 , 4 , 6 ) is located on the buried insulator layer 120 .
- a predominant portion of all outer surfaces of the semiconductor nanowire ( 2 , 4 , 6 ) is a set of crystallographic facets that are not parallel to, or perpendicular to, a horizontal interface between the semiconductor fin 2 and the buried insulator layer 120 .
- the semiconductor shell regions 6 constitute another plurality of faceted semiconductor material portions that are located on the plurality of faceted semiconductor material portions 4 located directly on sidewalls of the semiconductor fin 2 .
- Each semiconductor shell region 6 is in contact with, and laterally surrounds, the plurality of faceted semiconductor material portions 4 located on a same semiconductor fin 2 .
- a semiconductor shell region 6 therein and the buried insulator layer 120 encapsulate a semiconductor fin 2 and the plurality of faceted semiconductor material portions 4 thereupon.
- the processing steps of FIGS. 3A-3D can be performed to form a gate stack structure ( 30 , 31 , 32 , 38 ).
- the gate stack structure ( 30 , 31 , 32 , 38 ) is formed across the plurality of semiconductor nanowires ( 2 , 4 , 6 ).
- the gate stack structure ( 30 , 31 , 32 , 38 ) includes a stack of a gate dielectric 30 and a gate electrode ( 31 , 32 ).
- a gate spacer 52 , a source region ( 2 S, 4 S, 6 S) and a drain region ( 2 D, 4 D, 6 D) can be formed employing the same processing steps as the processing steps of FIGS. 4A-4D .
- ion implantation of electrical dopants can be performed into the semiconductor nanowire ( 2 , 4 , 6 ) and the employing masked ion implantation or employing unmasked ion implantation.
- the gate stack structure ( 30 , 31 , 32 , 38 ) functions as a self-aligned implantation mask during the implantation process(es).
- the implanted portions of each semiconductor nanowire include a source region ( 2 S, 4 S, 6 S) and a drain region ( 2 D, 4 D, 6 D).
- the source region ( 2 S, 4 S, 6 S) includes a fin source portion 2 S, a facet-containing source portion 4 S, and a shell source region 6 S.
- the drain region ( 2 D, 4 D) includes a fin drain portion 2 D, a facet-containing drain portion 4 D, and a shell drain region 6 D.
- the unimplanted portions of each semiconductor nanowire further includes a body region ( 2 B, 4 B, 6 B), which laterally contacts a source region ( 2 S, 4 S, 6 S) and a drain region ( 2 D, 4 D, 6 D).
- Each body region ( 2 B, 4 B, 6 B) includes a fin body portion 2 B, a facet-containing body portion 4 B, and a shell body region 6 B.
- the shell body region including the third single crystalline semiconductor material can include the channel region of a field effect transistor.
- the semiconductor fin ( 2 S, 2 D, 2 B) includes the fin source portion 2 S, the fin drain portion 2 D, and the fin body portion 2 B; the plurality of faceted semiconductor material portions ( 4 S, 4 D, 4 B) includes a facet-containing source portion 4 S, a facet-containing drain portion 4 D, and a facet-containing body portion 4 B; and the semiconductor shell region ( 6 S, 6 D, 6 B) includes a shell source region 6 S, a shell drain region 6 D, and a shell body region 6 B.
- the source region ( 2 S, 4 S, 6 S) and the drain region ( 2 D, 4 D, 6 D) are formed within end portions of the semiconductor nanowire ( 2 S, 2 D, 2 B, 4 S, 4 D, 4 B, 6 S, 6 D, 6 B).
- the source region ( 2 S, 4 S, 6 S) and the drain region ( 2 D, 4 D, 6 D) are laterally spaced from each other by a body region ( 2 B, 4 B, 6 B) underlying the gate stack structure ( 30 , 31 , 32 , 38 ).
- each semiconductor nanowire ( 2 S, 2 D, 2 B, 4 S, 4 D, 4 B, 6 S, 6 D, 6 B) can include a source region ( 2 S, 4 S, 6 S) located at a first end portion of the semiconductor nanowire ( 2 S, 2 D, 2 B, 4 S, 4 D, 4 B, 6 S, 6 D, 6 B), a drain region ( 2 D, 4 D, 6 D) located at a second end portion of the semiconductor nanowire ( 2 S, 2 D, 2 B, 4 S, 4 D, 4 B, 6 S, 6 D, 6 B) and is laterally spaced from the source region ( 2 S, 4 S, 6 S), and a body region ( 2 B, 4 B, 6 B) laterally contacting the source region ( 2 S, 4 S, 6 S) and the drain region ( 2 D, 4 D, 6 D) and underlying the gate stack structure ( 30 , 31 , 32 , 38 ).
- a contact-level dielectric material layer 90 may be formed over the plurality of semiconductor nanowires ( 2 S, 2 D, 2 B, 4 S, 4 D, 4 B, 6 S, 6 D, 6 B) and the gate stack structure ( 30 , 31 , 32 , 38 ). Via cavities can be formed through the contact-level dielectric material layer 90 , and can be filled with contact via structures 94 .
- metal semiconductor alloy portions 92 can be formed on surfaces of the shell source region 6 S and the shell drain region 6 D by reacting a metal with surface portions of the second single crystalline semiconductor material prior to formation of the contact via structures 94 .
- the gate stack structures include disposable materials, and are replaced with replacement gate materials (including a gate dielectric material and a gate electrode material).
Abstract
Selective epitaxy of a semiconductor material is performed on a semiconductor fin to form a semiconductor nanowire. Surfaces of the semiconductor nanowire include facets that are non-horizontal and non-vertical. A gate electrode can be formed over the semiconductor nanowire such that the faceted surfaces can be employed as channel surfaces. The epitaxially deposited portions of the faceted semiconductor nanowire can apply stress to the channels. Further, an additional semiconductor material may be added to form an outer shell of the faceted semiconductor nanowire prior to forming a gate electrode thereupon. The faceted surfaces of the semiconductor nanowire provide well-defined charge carrier transport properties, which can be advantageously employed to provide a semiconductor device with well-controlled device characteristics.
Description
- This application is a continuation of U.S. patent application Ser. No. 13/828,867, filed Mar. 14, 2013 the entire content and disclosure of which is incorporated herein by reference.
- The present disclosure generally relates to semiconductor devices, and particularly to faceted semiconductor nanowires and semiconductor structures employing the same, and methods of manufacturing the same.
- A conventional semiconductor nanowire is formed with a rectangular vertical cross-sectional shape and a parallel pair of vertical sidewalls, or with a rounded vertical cross-sectional shape that is obtained by a thermal anneal of a semiconductor nanowire with a rectangular vertical cross-sectional shape. The surface orientations of the parallel pair of vertical sidewalls may not be optimal for providing high charge carrier mobility for semiconductor devices such as fin field effect transistors. Surfaces of a rounded semiconductor nanowire include many different crystallographic orientations, and provide a characteristic that is an average of many different crystallographic orientations.
- Selective epitaxy of a semiconductor material is performed on a semiconductor fin to form a semiconductor nanowire. Surfaces of the semiconductor nanowire include facets that are non-horizontal and non-vertical. A gate electrode can be formed over the semiconductor nanowire such that the faceted surfaces can be employed as channel surfaces. The epitaxially deposited portions of the faceted semiconductor nanowire can apply stress to the channels. Further, an additional semiconductor material may be added to form an outer shell of the faceted semiconductor nanowire prior to forming a gate electrode thereupon. The faceted surfaces of the semiconductor nanowire provide well-defined charge carrier transport properties, which can be advantageously employed to provide a semiconductor device with well-controlled device characteristics.
- According to an aspect of the present disclosure, a semiconductor structure includes a semiconductor nanowire located on an insulator layer and a gate stack structure. A predominant portion of all outer surfaces of the semiconductor nanowire is a set of crystallographic facets that are not parallel to, or perpendicular to, a horizontal interface between the semiconductor nanowire and the insulator layer. The gate stack structure includes a stack of a gate dielectric and a gate electrode and straddling the semiconductor nanowire.
- According to another aspect of the present disclosure, another semiconductor structure is provided. The semiconductor structure includes a substrate including an insulator layer, and a semiconductor nanowire located on a surface of the insulator layer. A predominant portion of all outer surfaces of the semiconductor nanowire is a set of crystallographic facets that are not parallel to, or perpendicular to, a horizontal interface between the semiconductor nanowire and the insulator layer.
- According to yet another aspect of the present disclosure, a method of forming a semiconductor structure is provided. A semiconductor fin including a single crystalline semiconductor material is provided on a top surface of an insulator layer. A semiconductor nanowire is formed by growing a plurality of faceted semiconductor material portions on the semiconductor fin until all physically exposed surfaces of the semiconductor nanowire become faceted surfaces that contact one another or one or more dielectric surfaces.
-
FIG. 1A is a top-down view of a first exemplary semiconductor structure after formation of semiconductor fins according to a first embodiment of the present disclosure. -
FIG. 1B is a vertical cross-sectional view of the first exemplary semiconductor structure along the plane B-B′ ofFIG. 1A . -
FIG. 1C is a vertical cross-sectional view of the first exemplary semiconductor structure along the plane C-C′ ofFIG. 1B . -
FIG. 2A is a top-down view of the first exemplary semiconductor structure after formation of faceted semiconductor material portions according to the first embodiment of the present disclosure. -
FIG. 2B is a vertical cross-sectional view of the first exemplary semiconductor structure along the plane B-B′ ofFIG. 2A . -
FIG. 2C is a vertical cross-sectional view of the first exemplary semiconductor structure along the plane C-C′ ofFIG. 2B . -
FIG. 3A is a top-down view of the first exemplary semiconductor structure after formation of a gate stack structure according to the first embodiment of the present disclosure. -
FIG. 3B is a vertical cross-sectional view of the first exemplary semiconductor structure along the plane B-B′ ofFIG. 3A . -
FIG. 3C is a vertical cross-sectional view of the first exemplary semiconductor structure along the plane C-C′ ofFIG. 3B . -
FIG. 3D is a vertical cross-sectional view of the first exemplary semiconductor structure along the plane D-D′ ofFIG. 3B . -
FIG. 4A is a top-down view of the first exemplary semiconductor structure after formation of a gate spacer and source and drain regions according to the first embodiment of the present disclosure. -
FIG. 4B is a vertical cross-sectional view of the first exemplary semiconductor structure along the plane B-B′ ofFIG. 4A . -
FIG. 4C is a vertical cross-sectional view of the first exemplary semiconductor structure along the plane C-C′ ofFIG. 4B . -
FIG. 4D is a vertical cross-sectional view of the first exemplary semiconductor structure along the plane D-D′ ofFIG. 4B . -
FIG. 5A is a top-down view of the first exemplary semiconductor structure after formation of a contact-level dielectric layer and various contact via structures according to the first embodiment of the present disclosure. -
FIG. 5B is a vertical cross-sectional view of the first exemplary semiconductor structure along the plane B-B′ ofFIG. 5A . -
FIG. 5C is a vertical cross-sectional view of the first exemplary semiconductor structure along the plane C-C′ ofFIG. 5B . -
FIG. 5D is a vertical cross-sectional view of the first exemplary semiconductor structure along the plane D-D′ ofFIG. 5B . -
FIG. 6A is a top-down view of a second exemplary semiconductor structure after formation of a semiconductor shell region according to a second embodiment of the present disclosure. -
FIG. 6B is a vertical cross-sectional view of the second exemplary semiconductor structure along the plane B-B′ ofFIG. 6A . -
FIG. 6C is a vertical cross-sectional view of the second exemplary semiconductor structure along the plane C-C′ ofFIG. 6B . -
FIG. 7A is a top-down view of a second exemplary semiconductor structure after formation of a gate stack structure according to a second embodiment of the present disclosure. -
FIG. 7B is a vertical cross-sectional view of the second exemplary semiconductor structure along the plane B-B′ ofFIG. 7A . -
FIG. 7C is a vertical cross-sectional view of the second exemplary semiconductor structure along the plane C-C′ ofFIG. 7B . -
FIG. 7D is a vertical cross-sectional view of the second exemplary semiconductor structure along the plane D-D′ ofFIG. 7B . -
FIG. 8A is a top-down view of a second exemplary semiconductor structure after formation of a gate spacer and source and drain regions according to a second embodiment of the present disclosure. -
FIG. 8B is a vertical cross-sectional view of the second exemplary semiconductor structure along the plane B-B′ ofFIG. 8A . -
FIG. 8C is a vertical cross-sectional view of the second exemplary semiconductor structure along the plane C-C′ ofFIG. 8B . -
FIG. 8D is a vertical cross-sectional view of the second exemplary semiconductor structure along the plane D-D′ ofFIG. 8B . -
FIG. 9A is a top-down view of a second exemplary semiconductor structure after formation of a contact-level dielectric layer and various contact via structures according to a second embodiment of the present disclosure. -
FIG. 9B is a vertical cross-sectional view of the second exemplary semiconductor structure along the plane B-B′ ofFIG. 9A . -
FIG. 9C is a vertical cross-sectional view of the second exemplary semiconductor structure along the plane C-C′ ofFIG. 9B . -
FIG. 9D is a vertical cross-sectional view of the second exemplary semiconductor structure along the plane D-D′ ofFIG. 9B . - As stated above, the present disclosure relates to faceted semiconductor nanowires and semiconductor structures employing the same, and methods of manufacturing the same. Aspects of the present disclosure are now described in detail with accompanying figures. It is noted that like reference numerals refer to like elements across different embodiments. The drawings are not necessarily drawn to scale. The drawings are not necessarily drawn to scale. As used herein, ordinals are employed to distinguish similar elements, and a same element may be labeled with different ordinals across the specification and the claims.
- Referring to
FIGS. 1A-1C , a first exemplary semiconductor according to a first embodiment of the present disclosure includes a plurality ofsemiconductor fins 2 formed on asubstrate 8. Thesubstrate 8 can include aninsulator layer 120 and ahandle substrate 108. Theinsulator layer 120 includes a dielectric material such as silicon oxide, silicon nitride, silicon oxynitride, or a combination thereof. Thehandle substrate 108 can include a semiconductor material, a conductive material, a dielectric material, or a combination thereof, and provides mechanical support to theinsulator layer 120 and the structures thereupon. - The plurality of
semiconductor fins 2 includes a semiconductor material, which is herein referred to as a first single crystalline semiconductor material. The first single crystalline semiconductor material can be, for example, single crystalline silicon, single crystalline germanium, a single crystalline alloy of at least two of silicon, germanium, and carbon, a single crystalline compound semiconductor material, a polycrystalline elemental semiconductor material, a polycrystalline alloy of at least two of silicon, germanium, and carbon, a polycrystalline compound semiconductor material, or an amorphous semiconductor material. In one embodiment, the semiconductor material of the plurality ofsemiconductor fins 2 is single crystalline. In one embodiment, the plurality ofsemiconductor fins 2 can include a single crystalline silicon material, which can be intrinsic single crystalline silicon, p-doped single crystalline silicon, or n-doped single crystalline silicon. - The plurality of
semiconductor fins 2 can be formed, for example, by providing a semiconductor-on-insulator (SOI) substrate including vertical stack of thehandle substrate 108, the insulator layer 120 (which is a buried insulator layer), and a top semiconductor layer including the first single crystalline semiconductor material. The top semiconductor layer is patterned by a combination of lithographic methods and an anisotropic etch to form the plurality ofsemiconductor fins 2. The plurality ofsemiconductor fins 2 can be formed directly on the top surface of theinsulator layer 120. - In one embodiment, each of the plurality of
semiconductor fins 2 can include a pair of vertical sidewalls that extend along a lengthwise direction the semiconductor fin 101. As used herein, a “lengthwise direction” of an object is a direction along which the moment of inertia of the object becomes a minimum. The lengthwise direction of the plurality ofsemiconductor fins 2 can be a horizontal direction. In one embodiment, the plurality ofsemiconductor fins 2 can have a same horizontal lengthwise direction, i.e., the lengthwise directions of the plurality ofsemiconductor fins 2 can be parallel among each other and parallel to an interface between theinsulator layer 120 and the plurality ofsemiconductor fins 2. - Referring to
FIGS. 2A-2C , a plurality of facetedsemiconductor material portions 4 is grown on physically exposed surfaces of the plurality ofsemiconductor fins 2. The plurality of facetedsemiconductor material portions 4 includes a second single crystalline semiconductor material, and grows directly on semiconductor surfaces of the plurality ofsemiconductor fins 2. In one embodiment, physically exposed surfaces of each facetedsemiconductor material portion 4 can consist of crystallographic facets of the second single crystalline semiconductor during the growth of the plurality of facetedsemiconductor material portions 4. - In one embodiment, a selective epitaxy process can be employed to grow the plurality of faceted
semiconductor material portions 4. The selective epitaxy process is herein referred to as a first selective epitaxy process. During the first selective epitaxy process, the exemplary semiconductor structure including physically exposed surfaces of the plurality ofsemiconductor fins 2 is loaded into a process chamber, and at least one reactant precursor for the second single crystalline semiconductor material and an etchant are flowed into the process chamber. The flow rate of the at least one reactant precursor for the second single crystalline semiconductor material and the flow rate of the etchant can be time-invariant (i.e., constant as a function of time), or can be modulated as a function of time. - The flow rate of the at least one reactant precursor for the second single crystalline semiconductor material and the flow rate of the etchant are selected such that the deposition of the second single crystalline semiconductor material proceeds selectively, i.e., proceeds on semiconductor surfaces and does not proceed on dielectric surfaces. Specifically, the etch rate for any semiconductor material that may nucleate on dielectric surfaces is greater than the rate of growth of a seed semiconductor material for nucleation on the dielectric surfaces is etched immediately, and does not result in a sustainable mechanism. As such, the at least one reactant precursor does not nucleate on any dielectric surface during the selective epitaxy process.
- Deposition rates of the plurality of faceted
semiconductor material portions 4 can be dependent on the surface orientations of the physically exposed surfaces of the plurality ofsemiconductor fins 2. In one embodiment, deposition of the second single crystalline semiconductor material can proceed on all physically exposed surfaces of the plurality ofsemiconductor fins 2. In another embodiment, deposition of the second single crystalline semiconductor material can proceed only on a subset of surface orientations of the physically exposed surfaces of the plurality ofsemiconductor fins 2, and does not proceed on another subset of surface orientations of the physically exposed surfaces of the plurality ofsemiconductor fins 2. - In one embodiment, the plurality of faceted
semiconductor material portions 4 can be deposited on all surfaces of the at least one pair of vertical sidewalls of the plurality ofsemiconductor fins 2. In one embodiment, each of the faceted surfaces can become adjoined to at least another of the faceted surfaces upon completion of the selective epitaxy process. As used herein, a first surface adjoins a second surface when an edge of the first surface coincides with an edge of the second surface. - The selective epitaxy process can be performed in a process chamber for a duration of time. In one embodiment, all of physically exposed surfaces of the plurality of faceted semiconductor material portions can become faceted surfaces having crystallographically equivalent orientations. In one embodiment, the faceted surfaces of the plurality of faceted
semiconductor material portions 4 are not parallel to, or perpendicular to, the top surface of theinsulator layer 120. In one embodiment, the crystallographically equivalent orientations of the faceted surface of the plurality of facetedsemiconductor material portions 4 are {111} orientations. As used herein, {hkl}, in which each of h, k, and l represents independent integers, orientations refer to a set of crystallographic orientations that are equivalent to a (hkl) orientation by crystal symmetry of a single crystalline material. - In one embodiment, the top surface(s) of the plurality of
semiconductor fins 2 can include one of {001} surfaces and sidewalls of the plurality ofsemiconductor fins 2 can include {110} surfaces or {100} surfaces. In this case, the crystallographically equivalent orientations of the faceted surface of the plurality of facetedsemiconductor material portions 4 can be {111} orientations. - In another embodiment, the top surface(s) of the plurality of
semiconductor fins 2 can include one of {110} surfaces and sidewalls of the plurality ofsemiconductor fins 2 can include {001} surfaces or {110} surfaces. In this case, the crystallographically equivalent orientations of the faceted surface of the plurality of facetedsemiconductor material portions 4 can be {111} orientations. - The first single crystalline semiconductor material and the second single crystalline semiconductor material can have the same composition or different compositions. In one embodiment, the first single crystalline semiconductor material can be single crystalline silicon, and the second single crystalline semiconductor material can be a single crystalline silicon-germanium alloy. In this case, the second single crystalline semiconductor material can apply a tensile stress to the first single crystalline semiconductor material in the plurality of
semiconductor fins 2. In one embodiment, an atomic concentration of germanium in the second single crystalline semiconductor material can be in a range from 10% to 50%. In one embodiment, the first single crystalline semiconductor material can include silicon at an atomic concentration of at least 90%. In one embodiment, the first single crystalline semiconductor material can be doped or undoped silicon, or a doped or undoped silicon-germanium alloy in which the atomic concentration of silicon is at least 90%. In one embodiment, the first single crystalline semiconductor material can consist of silicon or consist of silicon and at least one electrical dopant. If the first single crystalline semiconductor material include a semiconductor material having a lattice constant lesser than the lattice constant of the second single crystalline semiconductor material, the second single crystalline semiconductor material in the plurality of facetedsemiconductor material portions 4 can be under compressive strain. Channels to be formed in the plurality of facetedsemiconductor material portions 4 can be under compressive strain, and the mobility of charge carriers therein is changed due to the compressive strain. In one embodiment, the compressive strain can be a biaxial compressive strain within a plane that is parallel to the most proximate faceted surface of the semiconductor nanowire (2, 4). In one embodiment, the change in the mobility of charge carriers can be advantageously employed to increase the on-current of a field effect transistor. In one embodiment, p-type field effect transistors can be formed employingsemiconductor shell regions 6 under compressive strain. - In another embodiment, the first single crystalline semiconductor material can be a single crystalline silicon-germanium alloy, and the second single crystalline semiconductor material can be single crystalline silicon. In this case, the second single crystalline semiconductor material can apply a compressive stress to the first single crystalline semiconductor material in the plurality of
semiconductor fins 2. In one embodiment, an atomic concentration of germanium in the first single crystalline semiconductor material can be in a range from 10% to 50%. In one embodiment, the second single crystalline semiconductor material can include silicon at an atomic concentration of at least 90%. In one embodiment, the second single crystalline semiconductor material can be doped or undoped silicon, or a doped or undoped silicon-germanium alloy in which the atomic concentration of silicon is at least 90%. In one embodiment, the second single crystalline semiconductor material can consist of silicon or consist of silicon and at least one electrical dopant. If the first single crystalline semiconductor material include a semiconductor material having a lattice constant lesser than the lattice constant of the second single crystalline semiconductor material, the second single crystalline semiconductor material in the plurality of facetedsemiconductor material portions 4 can be under tensile strain. Channels to be formed in the plurality of facetedsemiconductor material portions 4 can be under tensile strain, and the mobility of charge carriers therein is changed due to the tensile strain. In one embodiment, the tensile strain can be a biaxial tensile strain within a plane that is parallel to the most proximate faceted surface of the semiconductor nanowire (2, 4). In one embodiment, the change in the mobility of charge carriers can be advantageously employed to increase the on-current of a field effect transistor. In one embodiment, p-type field effect transistors can be formed employingsemiconductor shell regions 6 under tensile strain. - In yet another embodiment, the semiconductor composition of the first single crystalline semiconductor material can be the same as the semiconductor composition of the second single crystalline semiconductor material. As used herein, a “semiconductor composition” of a semiconductor material refers to a composition of the semiconductor material less all electrical dopants, i.e., p-type dopants or n-type dopants, within the semiconductor material. In other words, a semiconductor composition of a semiconductor material refers to the composition of an intrinsic equivalent of the semiconductor material. In one embodiment, the semiconductor composition of the first single crystalline semiconductor material and the semiconductor composition of the second single crystalline semiconductor material can consist of silicon, or can consist of silicon and carbon. In another embodiment, the semiconductor composition of the first single crystalline semiconductor material and the semiconductor composition of the second single crystalline semiconductor material can consist of silicon and germanium, or can consist of silicon, germanium, and carbon.
- In still another embodiment, one or both of the first and second single crystalline semiconductor material can include a compound semiconductor material.
- In one embodiment, the at least one reactant precursor can include at least one silicon-containing precursor and/or at least one germanium-containing precursor. For example, the at least one silicon-containing precursor can include at least one of SiH4, SiH2Cl2, SiHCl3, SiCl4, and Si2H6. The at least one germanium-containing precursor can include at least one of GeH4 and Ge2H6. The etchant can include HCl.
- In one embodiment, the molar ratio of the at least one reactant precursor (i.e., all of the at least one reactant precursor) to the etchant is in a range from 2:1 to 1:10 in the process chamber during the selective epitaxy process. The pressure of the selective epitaxy process is maintained in a range that provides differential growth rates for different crystallographic surfaces of the second single crystalline semiconductor material. In one embodiment, the partial pressure of the etchant can be in a range from 1 Torr to 50 Torr, and the partial pressure of all of the at least one reactant precursor is in a range from 0.1 Torr to 10 Torr, although lesser and greater partial pressures can also be employed for the etchant and/or the at least one reactant precursor.
- At least one carrier gas may optionally be employed. Exemplary gases that may be employed as a carrier gas include, but are not limited to, hydrogen, nitrogen, helium, and argon. The total pressure in the process chamber can be in a range from 5 Torr to 200 Torr, although lesser and greater total pressures can also be employed.
- The temperature of the process chamber during the selective epitaxy process can be in a range from 600° C. to 900° C., although lesser and greater temperatures can also be employed.
- In one embodiment, the lateral spacing among the plurality of
semiconductor fins 2 and the growth of the plurality of facetedsemiconductor material portions 4 can be controlled such that facetedsemiconductor material portions 4 formed ondifferent semiconductor fins 2 do not contact each other. In this case, a subset of the plurality of facetedsemiconductor material portions 4 that are formed directly on one of the plurality ofsemiconductor fins 2 does not contact any other subset of the plurality of facetedsemiconductor material portions 4 that are formed directly on any other of the plurality ofsemiconductor fins 2. This feature can be advantageously employed to prevent electrically shorting a plurality ofsemiconductor fins 2 while providing an additional semiconductor material to eachsemiconductor fin 2 through selective epitaxy of the second single crystalline semiconductor material. - In one embodiment, an anneal at an elevated temperature can be optionally employed to interdiffuse semiconductor materials across interfaces between the plurality of
semiconductor fins 2 and the plurality of facetedsemiconductor material portions 4. The temperature of the anneal can be, for example, in a range from 800° C. to 1,100° C. In this case, the semiconductor materials in the plurality ofsemiconductor fins 2 and the plurality of facetedsemiconductor material portions 4 can be partially, or completely, homogenized. - Each contiguous set of a
semiconductor fin 2 and facetedsemiconductor material portions 4 can collectively constitute a semiconductor nanowire (2, 4). As used herein, a “semiconductor nanowire” refers to a contiguous semiconductor material portion that extends along a lengthwise direction and having a maximum lateral dimension (the greatest of any dimension perpendicular to the lengthwise dimension) that does not exceed 100 nm. In one embodiment, each semiconductor nanowire (2, 4) can have a uniform vertical cross-sectional area along the lengthwise direction of the semiconductor nanowire (2, 4). In other words, the vertical cross-sectional area within planes perpendicular to the lengthwise direction of each semiconductor nanowire (2, 4) can be invariant under translation along the lengthwise direction of the semiconductor nanowire (2, 4). - For each semiconductor nanowire (2, 4), all physically exposed surfaces of the semiconductor nanowire (2, 4) are faceted surfaces that contact one another or one or more dielectric surfaces such as the top surface of the
dielectric material layer 120. The formation of the plurality of semiconductor nanowires (2, 4) can be performed by performing the selective epitaxy process until all physically exposed surfaces of the semiconductor nanowire (2, 4) become faceted surfaces that contact one another or one or more dielectric surfaces. A predominant portion of all outer surfaces of each semiconductor nanowire (2, 4) can be a set of crystallographic facets that are not parallel to, or perpendicular to, a horizontal interface between the semiconductor nanowire (2, 4) and the buriedinsulator layer 120. As used herein, a “predominant portion” of a set of surfaces refers to any subset of surfaces that occupies more than 50% of the entirety of the areas of the set of surfaces. The set of crystallographic facets can be a set of faceted surfaces of the plurality of facetedsemiconductor material portions 4. Each crystallographic facet of a semiconductor nanowire (2, 4) can be adjoined to at least another of the crystallographic facets on the same semiconductor nanowire (2, 4). In one embodiment, the growth of the plurality of faceted semiconductor material portions can be performed in a processing condition that prevents further growth of the plurality of facetedsemiconductor material portions 4 after all faceted surfaces of the semiconductor nanowire (2, 4) contact one another or one or more dielectric surfaces. - Each semiconductor nanowire (2, 4) includes a
semiconductor fin 2 and a plurality of facetedsemiconductor material portions 4 located on sidewalls of thesemiconductor fin 2. If the asemiconductor fin 2 include a parallel pair of vertical sidewalls that extend along a lengthwise direction, the plurality of facetedsemiconductor material portions 4 can be formed on all surfaces of the parallel pair of vertical sidewalls. - Referring to
FIGS. 3A-3D , a gate stack structure (30, 31, 32, 38) straddling the semiconductor nanowire (2, 4) is formed. The gate stack structure (30, 31, 32, 38) includes a stack of agate dielectric 30 and a gate electrode (31, 32). The gate stack structure (30, 31, 32, 38) can be formed, for example, by deposition of gate stack layers and subsequent patterning of the gate stack layers. - Specifically, the gate stack layers can be subsequently deposited over the plurality of semiconductor nanowires (2, 4) and on the physically exposed portions of the top surface of the
substrate 8. The gate stack layers can include a stack, from bottom to top, of a gate dielectric layer, at least one gate conductor layer, and optionally, a gate cap dielectric layer. Each of the gate stack layers can be a conformal material layer, i.e., can have a uniform thickness throughout. The gate stack structure (30, 31, 32, 38) is formed by patterning the gate stack layers. For example, the gate stack layers can be patterned by an anisotropic etch process employing a patterned photoresist (not shown) as a masking layer to form the gate stack structure (30, 31, 32, 38), which includes agate dielectric 30, a gate conductor (31, 32), and optionally, agate cap dielectric 38. In an illustrative example, the gate stack structure (30, 31, 32, 38) can include agate dielectric 30, a lowergate conductor portion 31, an uppergate conductor portion 32, and agate cap dielectric 38. - The gate dielectric layer, and consequently, the
gate dielectric 30, can include a dielectric material, which can be silicon oxide, silicon nitride, silicon oxynitride, or a stack thereof. Alternately or additionally, the gate dielectric layer, and consequently, thegate dielectric 30, can include a high dielectric constant (high-k) material layer having a dielectric constant greater than 3.9. In one embodiment, the gate dielectric layer can include a dielectric metal oxide, which is a high-k material containing a metal and oxygen, and is known in the art as high-k gate dielectric materials. Dielectric metal oxides can be deposited by methods well known in the art including, for example, chemical vapor deposition (CVD), physical vapor deposition (PVD), molecular beam deposition (MBD), pulsed laser deposition (PLD), liquid source misted chemical deposition (LSMCD), atomic layer deposition (ALD), etc. Exemplary high-k dielectric material include HfO2, ZrO2, La2O3, Al2O3, TiO2, SrTiO3, LaAlO3, Y2O3, HfOxNy, ZrOxNy, La2OxNy, Al2OxNy, TiOxNy, SrTiOxNy, LaAlOxNy, Y2OxNy, a silicate thereof, and an alloy thereof. Each value of x is independently from 0.5 to 3 and each value of y is independently from 0 to 2. The thickness of the gate dielectric layer 50L can be from 0.9 nm to 6 nm, although lesser and greater thicknesses can also be employed. - The gate conductor layer can be a single layer or a plurality of layers. In one embodiment, the gate conductor layer can include a lower gate conductor layer from which the lower
gate conductor portion 31 is patterned and an upper gate conductor layer from which the uppergate conductor portion 32 is patterned. The gate conductor layer, and consequently, each of the lower and upper gate conductor portions (31, 32), can include a conductive material, which can be a doped semiconductor material, a metallic material, or a combination thereof. The doped semiconductor material, if present, can be doped polysilicon, doped polycrystalline germanium, a doped silicon-germanium alloy, any other doped elemental or compound semiconductor material, or a combination thereof. The metallic material, if present, can be any metallic material that can be deposited by chemical vapor deposition (CVD), physical vapor deposition (PVD), or a combination thereof. For example, the metallic material can include aluminum and/or tungsten. The thickness of the gate conductor layer can be from 20 nm to 200 nm, although lesser and greater thicknesses can also be employed. In a non-limiting illustrative example, the lowergate conductor portion 31 can include a workfunction material, and the uppergate conductor portion 32 can include a doped semiconductor material. - If a gate cap dielectric layer is formed, the gate cap dielectric layer, and consequently, the gate cap
dielectric portion 38 derived therefrom, can include a dielectric material such as silicon nitride, silicon oxide, organosilicate glass (OSG), a high dielectric constant (high-k) material layer that can be employed for the gate dielectric layer, or a combination thereof. The gate cap dielectric layer can be deposited, for example, by chemical vapor deposition or by any other deposition method known in the art. The thickness of the gate cap dielectric layer, if present, can be from 10 nm to 200 nm, and typically from 20 nm to 100 nm, although lesser and greater thicknesses can also be employed. - A photoresist layer is applied over the gate stack layers and is lithographically patterned. The pattern in the photoresist layer is transferred through the gate stack layers, for example, by an anisotropic that employs the patterned photoresist layer as an etch masks and employs the gate dielectric layer as an etch stop layer. Subsequently, physically exposed portions of the gate dielectric layer can be removed by an isotropic etch, which can be, for example, a wet etch.
- Optionally, an anneal at an elevated temperature may be employed to partially, or fully, homogenize the first single crystalline semiconductor material in the
semiconductor fin 2 and the second single crystalline semiconductor material in the plurality of facetedsemiconductor material portions 4. In one embodiment, the semiconductor nanowire (2, 4) may be completely homogenized so that the composition of the semiconductor material is the same throughout each semiconductor nanowire (2, 4). In another embodiment, the semiconductor nanowire (2, 4) may be completely homogenized so that a composition gradient exists between surface positions of the semiconductor nanowire (2, 4) and inner portions of the semiconductor nanowire (2, 4). The temperature of the anneal can be, for example, in a range from 600° C. to 1,100° C. In yet another embodiment, an anneal may be avoided to maintain a difference in material composition across thesemiconductor fin 2 and the plurality of facetedsemiconductor material portions 4. - Referring to
FIGS. 4A-4D , agate spacer 52 can be formed around the gate stack structure (30, 31, 32, 38). Thegate spacer 52 can be formed, for example, by conformal deposition of a dielectric material layer and an anisotropic etch that removes horizontal portions of the dielectric material layer. The remaining vertical portions of the dielectric material layer constitute thegate spacer 52. - Ion implantation of electrical dopants can be performed into the semiconductor nanowire (2, 4) employing masked ion implantation or employing unmasked ion implantation. The gate stack structure (30, 31, 32, 38) functions as a self-aligned implantation mask during the implantation process(es). The implanted portions of each semiconductor nanowire include a source region (2S, 4S) and a drain region (2D, 4D). The source region (2S, 4S) includes a
fin source portion 2S and a facet-containingsource portion 4S. The drain region (2D, 4D) includes afin drain portion 2D and a facet-containingdrain portion 4D. The unimplanted portions of each semiconductor nanowire further includes a body region (2B, 4B), which laterally contacts a source region (2S, 4S) and a drain region (2D, 4D). - Each body region (2B, 4B) includes a
fin body portion 2B and a facet-containingbody portion 4B. Within each semiconductor nanowire, the semiconductor fin (2S, 2D, 2B) includes thefin source portion 2S, thefin drain portion 2D, and thefin body portion 2B, and the plurality of faceted semiconductor material portions (4S, 4D, 4B) includes a facet-containingsource portion 4S, a facet-containingdrain portion 4D, and a facet-containingbody portion 4B. Within each semiconductor nanowire (2S, 2D, 2B, 4S, 4D, 4B), the source region (2S, 4S) and the drain region (2D, 4D) are formed within end portions of the semiconductor nanowire (2S, 2B, 2D, 4S, 4B, 4D). Within each semiconductor nanowire (2S, 2D, 2B, 4S, 4D, 4B), the source region (2S, 4S) and the drain region (2D, 4D) are laterally spaced from each other by a body region (2B, 4B) underlying the gate stack structure (30, 31, 32, 38). Thus, each semiconductor nanowire (2S, 2D, 2B, 4S, 4D, 4B) can include a source region (2S, 4S) located at a first end portion of the semiconductor nanowire (2S, 2D, 2B, 4S, 4D, 4B), a drain region (2D, 4D) located at a second end portion of the semiconductor nanowire (2S, 2D, 2B, 4S, 4D, 4B) and is laterally spaced from the source region (2S, 4S), and a body region (2B, 4B) laterally contacting the source region (2S, 4S) and the drain region (2D, 4D) and underlying the gate stack structure (30, 31, 32, 38). - Referring to
FIG. 5A-5D , a contact-leveldielectric material layer 90 may be formed over the plurality of semiconductor nanowires (2S, 2D, 2B, 4S, 4D, 4B) and the gate stack structure (30, 31, 32, 38). Via cavities can be formed through the contact-leveldielectric material layer 90, and can be filled with contact viastructures 94. Optionally, metalsemiconductor alloy portions 92 can be formed on surfaces of the facet-containingsource portions 4S and the facet-containingdrain portions 4D by reacting a metal with surface portions of the second single crystalline semiconductor material prior to formation of the contact viastructures 94. Embodiments are expressly contemplated herein, in which the gate stack structures include disposable materials, and are replaced with replacement gate materials (including a gate dielectric material and a gate electrode material). - Referring to
FIGS. 6A-6C , a second exemplary semiconductor structure according to a second embodiment of the present disclosure by growing asemiconductor shell region 6 on physically exposed surfaces of the plurality ofsemiconductor fins 2 and the plurality of facetedsemiconductor material portions 4. Thesemiconductor shell region 6 can be formed by growing an additional semiconductor material on all physically exposed surfaces of the semiconductor nanowire (2, 4). The additional semiconductor material is herein referred to as a third single crystalline semiconductor material. Eachsemiconductor shell region 6 is deposited as a single crystalline semiconductor material that is in epitaxial alignment with the single crystalline semiconductor materials of the underlying semiconductor fin (2, 4). - The growth of the
semiconductor shell regions 6 from all of the physically exposed surfaces of the semiconductor nanowire (2, 4) can be effected by another selective epitaxy process, which is herein referred to as a second selective epitaxy process. The second selective epitaxy process employs a process condition that causes the third semiconductor material to grow in a direction perpendicular to the faceted surfaces. - During the second selective epitaxy process, the exemplary semiconductor structure including physically exposed surfaces of the plurality of semiconductor nanowires (2, 4) is loaded into a process chamber, and at least one reactant precursor for the third single crystalline semiconductor material and an etchant are flowed into the process chamber. The flow rate of the at least one reactant precursor for the third single crystalline semiconductor material and the flow rate of the etchant can be time-invariant (i.e., constant as a function of time), or can be modulated as a function of time.
- The flow rate of the at least one reactant precursor for the third single crystalline semiconductor material and the flow rate of the etchant are selected such that the deposition of the third single crystalline semiconductor material proceeds selectively, i.e., proceeds on semiconductor surfaces and does not proceed on dielectric surfaces. Specifically, the etch rate for any semiconductor material that may nucleate on dielectric surfaces is greater than the rate of growth of a seed semiconductor material for nucleation on the dielectric surfaces is etched immediately, and does not result in a sustainable mechanism. As such, the at least one reactant precursor does not nucleate on any dielectric surface during the selective epitaxy process. The process conditions of the second selective epitaxy process can be selected such that the growth rate of the
semiconductor shell regions 6 is dependent on the surface orientations of the physically exposed surfaces of the plurality of semiconductor nanowires (2, 4). - The composition of the third single crystalline semiconductor material can be the same as, or different from, the composition of the first single crystalline semiconductor material. Further, the composition of the third single crystalline semiconductor material can be the same as, or different from, the composition of the second single crystalline semiconductor material.
- In one embodiment, the first single crystalline semiconductor material and the second single crystalline semiconductor material can be single crystalline silicon, and the third single crystalline semiconductor material can be a single crystalline silicon-germanium alloy. In this case, the second single crystalline semiconductor material can apply a tensile stress to the first and second single crystalline semiconductor materials.
- In one embodiment, an atomic concentration of germanium in the third single crystalline semiconductor material can be in a range from 10% to 50%. In one embodiment, the first and/or second single crystalline semiconductor materials can include silicon at an atomic concentration of at least 90%. In one embodiment, the first and/or second single crystalline semiconductor materials can be doped or undoped silicon, or a doped or undoped silicon-germanium alloy in which the atomic concentration of silicon is at least 90%. In one embodiment, the first and/or second single crystalline semiconductor materials can consist of silicon or consist of silicon and at least one electrical dopant. If the first and/or second single crystalline semiconductor materials include a semiconductor material having a lattice constant lesser than the lattice constant of the third single crystalline semiconductor material, the third single crystalline semiconductor material in the
semiconductor shell regions 6 can be under compressive strain. Channels to be formed in thesemiconductor shell regions 6 can be under compressive strain, and the mobility of charge carriers therein is changed due to the compressive strain. In one embodiment, the compressive strain can be a biaxial compressive strain within a plane that is parallel to the most proximate faceted surface of the semiconductor nanowire (2, 4, 6). In one embodiment, the change in the mobility of charge carriers can be advantageously employed to increase the on-current of a field effect transistor. In one embodiment, p-type field effect transistors can be formed employingsemiconductor shell regions 6 under compressive strain. - In another embodiment, the first and second single crystalline semiconductor material can be a single crystalline silicon-germanium alloy, and the third single crystalline semiconductor material can be single crystalline silicon. In this case, the third single crystalline semiconductor material can apply a compressive stress to the first and second single crystalline semiconductor materials.
- In one embodiment, an atomic concentration of germanium in the first and/or second single crystalline semiconductor materials can be in a range from 10% to 50%. In one embodiment, the third single crystalline semiconductor material can include silicon at an atomic concentration of at least 90%. In one embodiment, the third single crystalline semiconductor material can be doped or undoped silicon, or a doped or undoped silicon-germanium alloy in which the atomic concentration of silicon is at least 90%. In one embodiment, the third single crystalline semiconductor material can consist of silicon or consist of silicon and at least one electrical dopant.
- In still another embodiment, one or more of the first, second, and third single crystalline semiconductor materials can include a compound semiconductor material.
- In one embodiment, the atomic concentration of germanium in the first single crystalline semiconductor materials can be less than 10% and the atomic concentration of silicon in the first single crystalline semiconductor material can be greater than 90%. The first single crystalline semiconductor material can be a single crystalline silicon material. The second single crystalline semiconductor material as deposited may be a silicon-germanium alloy having an atomic concentration of germanium greater than 10% or may be a single crystalline germanium material. Each semiconductor nanowire (2, 4) may be annealed to interdiffuse the first and second single crystalline semiconductor materials prior to formation of the
semiconductor shell regions 6. After the anneal, the semiconductor nanowire (2, 4) includes a single crystalline silicon-germanium alloy material, which may be homogenized (i.e., have a uniform composition throughout) or may have a concentration gradient therein. The single crystalline silicon-germanium alloy material is an alloy of the first single crystalline semiconductor material and the second single crystalline semiconductor material. Asemiconductor shell region 6 is added to each semiconductor nanowire (2, 4). The third single crystalline semiconductor material of thesemiconductor shell region 6 can have a different composition than the alloy of the first and second single crystalline semiconductor materials within the semiconductor nanowire (2, 4, 6) that incorporates thesemiconductor shell region 6. In one embodiment, the third single crystalline semiconductor material can be single crystalline silicon. In this case, thesemiconductor shell regions 6 can be under tensile strain. Channels to be formed in thesemiconductor shell regions 6 can be under tensile strain, and the mobility of charge carriers therein is changed due to the tensile strain. In one embodiment, the tensile strain can be a biaxial tensile strain within a plane that is parallel to the most proximate faceted surface of the semiconductor nanowire (2, 4, 6). In one embodiment, the change in the mobility of charge carriers can be advantageously employed to increase the on-current of a field effect transistor. In one embodiment, n-type field effect transistors can be formed employingsemiconductor shell regions 6 under tensile strain. - If the third single crystalline semiconductor material is different from the first single crystalline semiconductor material and/or the second single crystalline semiconductor material, the
semiconductor shell regions 6 can have a different charge carrier mobility than thesemiconductor fin 2 or the plurality of facetedsemiconductor material portions 4. - In one embodiment, the at least one reactant precursor can include at least one silicon-containing precursor and/or at least one germanium-containing precursor. For example, the at least one silicon-containing precursor can include at least one of SiH4, SiH2Cl2, SiHCl3, SiCl4, and Si2H6. The at least one germanium-containing precursor can include at least one of GeH4 and Ge2H6. The etchant can include HCl.
- In one embodiment, the molar ratio of the at least one reactant precursor (i.e., all of the at least one reactant precursor) to the etchant is in a range from 4:1 to 1:5 in the process chamber during the selective epitaxy process. The pressure of the selective epitaxy process is maintained in a range that provides substantially same growth rates for different crystallographic surfaces of the third single crystalline semiconductor material. As used herein, a plurality of growth rates are substantially the same if the least growth rate among the plurality of growth rates is greater than ⅔ of the greatest growth rate among the plurality of growth rates. In one embodiment, the partial pressure of the etchant can be in a range from 1 Torr to 50 Torr, and the partial pressure of all of the at least one reactant precursor is in a range from 2 Torr to 20 Torr, although lesser and greater partial pressures can also be employed for the etchant and/or the at least one reactant precursor.
- At least one carrier gas may optionally be employed. Exemplary gases that may be employed as a carrier gas include, but are not limited to, hydrogen, nitrogen, helium, and argon. The total pressure in the process chamber can be in a range from 20 Torr to 200 Torr, although lesser and greater total pressures can also be employed. The temperature of the process chamber during the second selective epitaxy process can be in a range from 600° C. to 900° C., although lesser and greater temperatures can also be employed. A
semiconductor shell region 6 is added to each semiconductor nanowire (2, 4, 6) by the second selective epitaxy process. - In one embodiment, the process parameters of the second selective epitaxy process can be controlled such that
semiconductor shell regions 6 formed on different contiguous combinations of asemiconductor fin 2 and facetedsemiconductor material portions 4 do not contact each other. This feature can be advantageously employed to prevent electrically shorting a plurality of semiconductor nanowires (2, 4, 6) including thesemiconductor shell regions 6 while growing asemiconductor shell region 6 on each contiguous combination of asemiconductor fin 2 and faceted semiconductor material portions 4 (i.e., a semiconductor nanowire (2, 4) prior to growth of the semiconductor shell regions 6) through selective epitaxy of the third single crystalline semiconductor material. - Each semiconductor nanowire (2, 4, 6) is located on the buried
insulator layer 120. A predominant portion of all outer surfaces of the semiconductor nanowire (2, 4, 6) is a set of crystallographic facets that are not parallel to, or perpendicular to, a horizontal interface between thesemiconductor fin 2 and the buriedinsulator layer 120. - The
semiconductor shell regions 6 constitute another plurality of faceted semiconductor material portions that are located on the plurality of facetedsemiconductor material portions 4 located directly on sidewalls of thesemiconductor fin 2. Eachsemiconductor shell region 6 is in contact with, and laterally surrounds, the plurality of facetedsemiconductor material portions 4 located on asame semiconductor fin 2. For each semiconductor nanowire (2, 4, 6), asemiconductor shell region 6 therein and the buriedinsulator layer 120 encapsulate asemiconductor fin 2 and the plurality of facetedsemiconductor material portions 4 thereupon. - Referring to
FIGS. 7A-7D , the processing steps ofFIGS. 3A-3D can be performed to form a gate stack structure (30, 31, 32, 38). The gate stack structure (30, 31, 32, 38) is formed across the plurality of semiconductor nanowires (2, 4, 6). The gate stack structure (30, 31, 32, 38) includes a stack of agate dielectric 30 and a gate electrode (31, 32). - Referring to
FIGS. 8A-8D , agate spacer 52, a source region (2S, 4S, 6S) and a drain region (2D, 4D, 6D) can be formed employing the same processing steps as the processing steps ofFIGS. 4A-4D . Specifically, ion implantation of electrical dopants can be performed into the semiconductor nanowire (2, 4, 6) and the employing masked ion implantation or employing unmasked ion implantation. The gate stack structure (30, 31, 32, 38) functions as a self-aligned implantation mask during the implantation process(es). The implanted portions of each semiconductor nanowire include a source region (2S, 4S, 6S) and a drain region (2D, 4D, 6D). The source region (2S, 4S, 6S) includes afin source portion 2S, a facet-containingsource portion 4S, and ashell source region 6S. The drain region (2D, 4D) includes afin drain portion 2D, a facet-containingdrain portion 4D, and ashell drain region 6D. The unimplanted portions of each semiconductor nanowire further includes a body region (2B, 4B, 6B), which laterally contacts a source region (2S, 4S, 6S) and a drain region (2D, 4D, 6D). - Each body region (2B, 4B, 6B) includes a
fin body portion 2B, a facet-containingbody portion 4B, and ashell body region 6B. The shell body region including the third single crystalline semiconductor material can include the channel region of a field effect transistor. Within each semiconductor nanowire, the semiconductor fin (2S, 2D, 2B) includes thefin source portion 2S, thefin drain portion 2D, and thefin body portion 2B; the plurality of faceted semiconductor material portions (4S, 4D, 4B) includes a facet-containingsource portion 4S, a facet-containingdrain portion 4D, and a facet-containingbody portion 4B; and the semiconductor shell region (6S, 6D, 6B) includes ashell source region 6S, ashell drain region 6D, and ashell body region 6B. - Within each semiconductor nanowire (2S, 2D, 2B, 4S, 4D, 4B, 6S, 6D, 6B), the source region (2S, 4S, 6S) and the drain region (2D, 4D, 6D) are formed within end portions of the semiconductor nanowire (2S, 2D, 2B, 4S, 4D, 4B, 6S, 6D, 6B). Within each semiconductor nanowire (2S, 2D, 2B, 4S, 4D, 4B, 6S, 6D, 6B), the source region (2S, 4S, 6S) and the drain region (2D, 4D, 6D) are laterally spaced from each other by a body region (2B, 4B, 6B) underlying the gate stack structure (30, 31, 32, 38). Thus, each semiconductor nanowire (2S, 2D, 2B, 4S, 4D, 4B, 6S, 6D, 6B) can include a source region (2S, 4S, 6S) located at a first end portion of the semiconductor nanowire (2S, 2D, 2B, 4S, 4D, 4B, 6S, 6D, 6B), a drain region (2D, 4D, 6D) located at a second end portion of the semiconductor nanowire (2S, 2D, 2B, 4S, 4D, 4B, 6S, 6D, 6B) and is laterally spaced from the source region (2S, 4S, 6S), and a body region (2B, 4B, 6B) laterally contacting the source region (2S, 4S, 6S) and the drain region (2D, 4D, 6D) and underlying the gate stack structure (30, 31, 32, 38).
- Referring to
FIG. 9A-9D , a contact-leveldielectric material layer 90 may be formed over the plurality of semiconductor nanowires (2S, 2D, 2B, 4S, 4D, 4B, 6S, 6D, 6B) and the gate stack structure (30, 31, 32, 38). Via cavities can be formed through the contact-leveldielectric material layer 90, and can be filled with contact viastructures 94. Optionally, metalsemiconductor alloy portions 92 can be formed on surfaces of theshell source region 6S and theshell drain region 6D by reacting a metal with surface portions of the second single crystalline semiconductor material prior to formation of the contact viastructures 94. Embodiments are expressly contemplated herein, in which the gate stack structures include disposable materials, and are replaced with replacement gate materials (including a gate dielectric material and a gate electrode material). - While the present disclosure has been particularly shown and described with respect to preferred embodiments thereof, it will be understood by those skilled in the art that the foregoing and other changes in forms and details may be made without departing from the spirit and scope of the present disclosure. Each of the various embodiments of the present disclosure can be implemented alone, or in combination with any other embodiments of the present disclosure unless expressly disclosed otherwise or otherwise impossible as would be known to one of ordinary skill in the art. It is therefore intended that the present disclosure not be limited to the exact forms and details described and illustrated, but fall within the scope of the appended claims.
Claims (8)
1. A method of forming a semiconductor structure comprising:
forming a semiconductor fin including a single crystalline semiconductor material on a top surface of an insulator layer; and
forming a semiconductor nanowire by growing a plurality of faceted semiconductor material portions on said semiconductor fin until all physically exposed surfaces of said semiconductor nanowire become faceted surfaces that contact one another or one or more dielectric surfaces.
2. The method of claim 1 , wherein said semiconductor fin includes a pair of vertical sidewalls that extend along a lengthwise direction of said semiconductor fin, and said plurality of faceted semiconductor material portions are formed on all surfaces of said pair of vertical sidewalls.
3. The method of claim 1 , further comprising forming a gate stack structure across said semiconductor nanowire, wherein said gate stack structure includes a stack of a gate dielectric and a gate electrode.
4. The method of claim 3 , further comprising forming a source region and a drain region within end portions of said semiconductor nanowire, wherein said source region and said drain region are laterally spaced from each other by a body region underlying said gate stack structure.
5. The method of claim 3 , wherein said plurality of faceted semiconductor material portions is under a compressive strain or under a tensile strain.
6. The method of claim 1 , further comprising growing a semiconductor shell region from all of said physically exposed surfaces of said semiconductor nanowire by depositing an additional semiconductor material thereupon.
7. The method of claim 6 , wherein said growing of said semiconductor shell region is performed employing a process condition that causes said additional semiconductor material to grow in a direction perpendicular to said faceted surfaces.
8. The method of claim 6 , wherein said semiconductor shell region is under a compressive strain or under a tensile strain.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/013,377 US20140273360A1 (en) | 2013-03-14 | 2013-08-29 | Faceted semiconductor nanowire |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/828,867 US9159834B2 (en) | 2013-03-14 | 2013-03-14 | Faceted semiconductor nanowire |
US14/013,377 US20140273360A1 (en) | 2013-03-14 | 2013-08-29 | Faceted semiconductor nanowire |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/828,867 Continuation US9159834B2 (en) | 2013-03-14 | 2013-03-14 | Faceted semiconductor nanowire |
Publications (1)
Publication Number | Publication Date |
---|---|
US20140273360A1 true US20140273360A1 (en) | 2014-09-18 |
Family
ID=51504153
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/828,867 Expired - Fee Related US9159834B2 (en) | 2013-03-14 | 2013-03-14 | Faceted semiconductor nanowire |
US14/013,377 Abandoned US20140273360A1 (en) | 2013-03-14 | 2013-08-29 | Faceted semiconductor nanowire |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/828,867 Expired - Fee Related US9159834B2 (en) | 2013-03-14 | 2013-03-14 | Faceted semiconductor nanowire |
Country Status (2)
Country | Link |
---|---|
US (2) | US9159834B2 (en) |
CN (1) | CN104051537B (en) |
Cited By (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9142474B2 (en) | 2013-10-07 | 2015-09-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Passivation structure of fin field effect transistor |
US20150318377A1 (en) * | 2014-05-01 | 2015-11-05 | International Business Machines Corporation | Finfet with epitaxial source and drain regions and dielectric isolated channel region |
US20150372145A1 (en) * | 2014-06-20 | 2015-12-24 | International Business Machines Corporation | High density vertical nanowire stack for field effect transistor |
US9287262B2 (en) * | 2013-10-10 | 2016-03-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Passivated and faceted for fin field effect transistor |
US9362177B1 (en) * | 2015-09-22 | 2016-06-07 | International Business Machines Corporation | Nanowire semiconductor device |
US9431534B2 (en) * | 2014-12-02 | 2016-08-30 | Globalfoundries Inc. | Asymmetric field effect transistor cap layer |
US20170178979A1 (en) * | 2015-12-22 | 2017-06-22 | SCREEN Holdings Co., Ltd. | Thermal processing apparatus and thermal processing method through light irradiation |
US10134905B2 (en) | 2016-06-30 | 2018-11-20 | International Business Machines Corporation | Semiconductor device including wrap around contact, and method of forming the semiconductor device |
US20180366373A1 (en) * | 2017-06-16 | 2018-12-20 | Taiwan Semiconductor Manufacturing Co., Ltd. | Source and drain epitaxy re-shaping |
US20200075331A1 (en) * | 2018-08-30 | 2020-03-05 | Samsung Electronics Co., Ltd. | Semiconductor devices |
US20210296439A1 (en) * | 2017-08-31 | 2021-09-23 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of manufacturing a semiconductor device and a semiconductor device |
US11398482B2 (en) * | 2018-07-31 | 2022-07-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and method |
US11682625B2 (en) | 2015-09-11 | 2023-06-20 | Taiwan Semiconductor Manufacturing Co., Ltd. | Interconnection structure, fabricating method thereof, and semiconductor device using the same |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9752251B2 (en) * | 2013-04-15 | 2017-09-05 | International Business Machines Corporation | Self-limiting selective epitaxy process for preventing merger of semiconductor fins |
US9048317B2 (en) * | 2013-07-31 | 2015-06-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Contact structure of semiconductor device |
KR102068980B1 (en) * | 2013-08-01 | 2020-01-22 | 삼성전자 주식회사 | Semiconductor device and method for fabricating the same |
US9299784B2 (en) * | 2013-10-06 | 2016-03-29 | Taiwan Semiconductor Manufacturing Company Limited | Semiconductor device with non-linear surface |
KR102230198B1 (en) | 2014-09-23 | 2021-03-19 | 삼성전자주식회사 | Semiconductor device and method for manufacturing the same |
CN104485284B (en) * | 2014-12-24 | 2017-06-27 | 北京大学 | A kind of preparation method of controllable aligned nanowires and its field-effect transistor |
KR102251060B1 (en) | 2015-04-06 | 2021-05-14 | 삼성전자주식회사 | Semiconductor devices and methods of manufacturing semiconductor devices |
KR102422430B1 (en) * | 2015-07-16 | 2022-07-18 | 삼성전자주식회사 | Semiconductor device and fabricating method thereof |
CN106952909B (en) * | 2016-01-06 | 2020-03-10 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor structure and forming method thereof |
US9865730B1 (en) | 2016-10-31 | 2018-01-09 | International Business Machines Corporation | VTFET devices utilizing low temperature selective epitaxy |
KR102568562B1 (en) * | 2017-01-24 | 2023-08-18 | 삼성전자주식회사 | Semiconductor device |
KR102365109B1 (en) | 2017-08-22 | 2022-02-18 | 삼성전자주식회사 | Integrated circuit devices |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100849177B1 (en) * | 2005-01-04 | 2008-07-30 | 삼성전자주식회사 | Semiconductor integrated circuit devices employing a MOS transistor with facet channels and methods of fabricating the same |
JP5318866B2 (en) | 2007-06-29 | 2013-10-16 | コリア アドバンスト インスティテュート オブ サイエンス アンド テクノロジー | Noble metal single crystal nanowire and method for producing the same |
JP2009032955A (en) * | 2007-07-27 | 2009-02-12 | Toshiba Corp | Semiconductor device and method for manufacturing the same |
US7795677B2 (en) | 2007-09-05 | 2010-09-14 | International Business Machines Corporation | Nanowire field-effect transistors |
US7534675B2 (en) | 2007-09-05 | 2009-05-19 | International Business Machiens Corporation | Techniques for fabricating nanowire field-effect transistors |
US8030108B1 (en) | 2008-06-30 | 2011-10-04 | Stc.Unm | Epitaxial growth of in-plane nanowires and nanowire devices |
US8168508B2 (en) * | 2008-12-30 | 2012-05-01 | Intel Corporation | Method of isolating nanowires from a substrate |
US7884004B2 (en) | 2009-02-04 | 2011-02-08 | International Business Machines Corporation | Maskless process for suspending and thinning nanowires |
JP5305969B2 (en) * | 2009-02-17 | 2013-10-02 | 株式会社東芝 | Semiconductor device |
US8310013B2 (en) * | 2010-02-11 | 2012-11-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of fabricating a FinFET device |
US8399314B2 (en) | 2010-03-25 | 2013-03-19 | International Business Machines Corporation | p-FET with a strained nanowire channel and embedded SiGe source and drain stressors |
US8441072B2 (en) * | 2011-09-02 | 2013-05-14 | United Microelectronics Corp. | Non-planar semiconductor structure and fabrication method thereof |
JP2013065672A (en) * | 2011-09-16 | 2013-04-11 | Toshiba Corp | Semiconductor device and method of manufacturing semiconductor device |
-
2013
- 2013-03-14 US US13/828,867 patent/US9159834B2/en not_active Expired - Fee Related
- 2013-08-29 US US14/013,377 patent/US20140273360A1/en not_active Abandoned
-
2014
- 2014-03-13 CN CN201410092534.1A patent/CN104051537B/en active Active
Cited By (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9530710B2 (en) | 2013-10-07 | 2016-12-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Passivation structure of fin field effect transistor |
US9142474B2 (en) | 2013-10-07 | 2015-09-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Passivation structure of fin field effect transistor |
US10381482B2 (en) | 2013-10-10 | 2019-08-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Passivated and faceted for fin field effect transistor |
US11855219B2 (en) | 2013-10-10 | 2023-12-26 | Taiwan Semiconductor Manufacturing Company, Ltd | Passivated and faceted for fin field effect transistor |
US9287262B2 (en) * | 2013-10-10 | 2016-03-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Passivated and faceted for fin field effect transistor |
US11158743B2 (en) | 2013-10-10 | 2021-10-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Passivated and faceted for fin field effect transistor |
US9680021B2 (en) | 2013-10-10 | 2017-06-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Passivated and faceted fin field effect transistor |
US9312360B2 (en) * | 2014-05-01 | 2016-04-12 | International Business Machines Corporation | FinFET with epitaxial source and drain regions and dielectric isolated channel region |
US20150318377A1 (en) * | 2014-05-01 | 2015-11-05 | International Business Machines Corporation | Finfet with epitaxial source and drain regions and dielectric isolated channel region |
US9543440B2 (en) * | 2014-06-20 | 2017-01-10 | International Business Machines Corporation | High density vertical nanowire stack for field effect transistor |
US20170117389A1 (en) * | 2014-06-20 | 2017-04-27 | International Business Machines Corporation | High density vertical nanowire stack for field effect transistor |
US10147804B2 (en) * | 2014-06-20 | 2018-12-04 | International Business Machines Corporation | High density vertical nanowire stack for field effect transistor |
US20150372145A1 (en) * | 2014-06-20 | 2015-12-24 | International Business Machines Corporation | High density vertical nanowire stack for field effect transistor |
US9431534B2 (en) * | 2014-12-02 | 2016-08-30 | Globalfoundries Inc. | Asymmetric field effect transistor cap layer |
US11682625B2 (en) | 2015-09-11 | 2023-06-20 | Taiwan Semiconductor Manufacturing Co., Ltd. | Interconnection structure, fabricating method thereof, and semiconductor device using the same |
US9362177B1 (en) * | 2015-09-22 | 2016-06-07 | International Business Machines Corporation | Nanowire semiconductor device |
US20170178979A1 (en) * | 2015-12-22 | 2017-06-22 | SCREEN Holdings Co., Ltd. | Thermal processing apparatus and thermal processing method through light irradiation |
US10573569B2 (en) | 2015-12-22 | 2020-02-25 | SCREEN Holdings Co., Ltd. | Thermal processing apparatus and thermal processing method through light irradiation |
US10134905B2 (en) | 2016-06-30 | 2018-11-20 | International Business Machines Corporation | Semiconductor device including wrap around contact, and method of forming the semiconductor device |
US10727131B2 (en) * | 2017-06-16 | 2020-07-28 | Taiwan Semiconductor Manufacturing Co., Ltd. | Source and drain epitaxy re-shaping |
US20180366373A1 (en) * | 2017-06-16 | 2018-12-20 | Taiwan Semiconductor Manufacturing Co., Ltd. | Source and drain epitaxy re-shaping |
US20210296439A1 (en) * | 2017-08-31 | 2021-09-23 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of manufacturing a semiconductor device and a semiconductor device |
US11398482B2 (en) * | 2018-07-31 | 2022-07-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and method |
US10978299B2 (en) * | 2018-08-30 | 2021-04-13 | Samsung Electronics Co., Ltd. | Semiconductor devices |
US20200075331A1 (en) * | 2018-08-30 | 2020-03-05 | Samsung Electronics Co., Ltd. | Semiconductor devices |
US11742411B2 (en) | 2018-08-30 | 2023-08-29 | Samsung Electronics Co., Ltd. | Semiconductor devices |
Also Published As
Publication number | Publication date |
---|---|
US20140264279A1 (en) | 2014-09-18 |
CN104051537A (en) | 2014-09-17 |
US9159834B2 (en) | 2015-10-13 |
CN104051537B (en) | 2018-07-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9159834B2 (en) | Faceted semiconductor nanowire | |
US10243043B2 (en) | Self-aligned air gap spacer for nanosheet CMOS devices | |
US10170638B1 (en) | Nanosheet substrate isolated source/drain epitaxy by dual bottom spacer | |
US10381438B2 (en) | Vertically stacked NFETS and PFETS with gate-all-around structure | |
US9911741B2 (en) | Dual channel material for finFET for high performance CMOS | |
US9287399B2 (en) | Faceted intrinsic epitaxial buffer layer for reducing short channel effects while maximizing channel stress levels | |
US9431494B2 (en) | Low interfacial defect field effect transistor | |
US10522421B2 (en) | Nanosheet substrate isolated source/drain epitaxy by nitrogen implantation | |
US9991366B2 (en) | Anchored stress-generating active semiconductor regions for semiconductor-on-insulator FinFET | |
US8927405B2 (en) | Accurate control of distance between suspended semiconductor nanowires and substrate surface | |
US10680106B2 (en) | Method of forming source/drain epitaxial stacks | |
US9093275B2 (en) | Multi-height multi-composition semiconductor fins | |
US10872953B2 (en) | Nanosheet substrate isolated source/drain epitaxy by counter-doped bottom epitaxy | |
US9502562B2 (en) | Fin field effect transistor including self-aligned raised active regions | |
US20240153998A1 (en) | Selective low temperature epitaxial deposition process | |
US9752251B2 (en) | Self-limiting selective epitaxy process for preventing merger of semiconductor fins | |
US9349864B1 (en) | Methods for selectively forming a layer of increased dopant concentration |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHENG, KANGGUO;LI, JUNTAO;ZHANG, ZHEN;AND OTHERS;REEL/FRAME:031109/0578 Effective date: 20130313 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |