US20140264479A1 - Methods of increasing space for contact elements by using a sacrificial liner and the resulting device - Google Patents
Methods of increasing space for contact elements by using a sacrificial liner and the resulting device Download PDFInfo
- Publication number
- US20140264479A1 US20140264479A1 US13/797,001 US201313797001A US2014264479A1 US 20140264479 A1 US20140264479 A1 US 20140264479A1 US 201313797001 A US201313797001 A US 201313797001A US 2014264479 A1 US2014264479 A1 US 2014264479A1
- Authority
- US
- United States
- Prior art keywords
- layer
- insulating material
- sidewall spacer
- gate structure
- forming
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 95
- 239000011810 insulating material Substances 0.000 claims abstract description 88
- 230000008569 process Effects 0.000 claims abstract description 55
- 125000006850 spacer group Chemical group 0.000 claims abstract description 55
- 239000000758 substrate Substances 0.000 claims abstract description 38
- 238000005530 etching Methods 0.000 claims abstract description 29
- 239000000463 material Substances 0.000 claims description 39
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 36
- 239000004065 semiconductor Substances 0.000 claims description 26
- 235000012239 silicon dioxide Nutrition 0.000 claims description 18
- 239000000377 silicon dioxide Substances 0.000 claims description 18
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 10
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 10
- 239000010410 layer Substances 0.000 description 161
- 238000009413 insulation Methods 0.000 description 17
- 229910052751 metal Inorganic materials 0.000 description 16
- 239000002184 metal Substances 0.000 description 16
- 238000004519 manufacturing process Methods 0.000 description 9
- 230000015572 biosynthetic process Effects 0.000 description 8
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 7
- 238000005229 chemical vapour deposition Methods 0.000 description 7
- 239000003989 dielectric material Substances 0.000 description 7
- 238000001465 metallisation Methods 0.000 description 7
- 229910052710 silicon Inorganic materials 0.000 description 7
- 239000010703 silicon Substances 0.000 description 7
- 239000004020 conductor Substances 0.000 description 6
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 6
- 229910052721 tungsten Inorganic materials 0.000 description 6
- 239000010937 tungsten Substances 0.000 description 6
- 238000000151 deposition Methods 0.000 description 5
- 238000005137 deposition process Methods 0.000 description 5
- 238000005516 engineering process Methods 0.000 description 5
- 238000011112 process operation Methods 0.000 description 5
- 238000000231 atomic layer deposition Methods 0.000 description 4
- 230000003247 decreasing effect Effects 0.000 description 4
- 230000000694 effects Effects 0.000 description 4
- 238000010276 construction Methods 0.000 description 3
- 230000005669 field effect Effects 0.000 description 3
- 239000011229 interlayer Substances 0.000 description 3
- 238000012856 packing Methods 0.000 description 3
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 description 2
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 2
- 230000004888 barrier function Effects 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 230000007423 decrease Effects 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 238000011161 development Methods 0.000 description 2
- 239000007772 electrode material Substances 0.000 description 2
- 239000007943 implant Substances 0.000 description 2
- 238000001459 lithography Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000003071 parasitic effect Effects 0.000 description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 2
- 229920005591 polysilicon Polymers 0.000 description 2
- 238000001039 wet etching Methods 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 229910000147 aluminium phosphate Inorganic materials 0.000 description 1
- 229910021417 amorphous silicon Inorganic materials 0.000 description 1
- 230000006399 behavior Effects 0.000 description 1
- 239000000969 carrier Substances 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- -1 for example Substances 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 125000001475 halogen functional group Chemical group 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 239000012774 insulation material Substances 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 230000015654 memory Effects 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 229920003209 poly(hydridosilsesquioxane) Polymers 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 230000008439 repair process Effects 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 229910021332 silicide Inorganic materials 0.000 description 1
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/7682—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing the dielectric comprising air gaps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
- H01L21/76832—Multiple layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76897—Formation of self-aligned vias or contact plugs, i.e. involving a lithographically uncritical step
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41775—Source or drain electrodes for field effect devices characterised by the proximity or the relative position of the source or drain electrode and the gate electrode, e.g. the source or drain electrode separated from the gate electrode by side-walls or spreading around or above the gate electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66575—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41775—Source or drain electrodes for field effect devices characterised by the proximity or the relative position of the source or drain electrode and the gate electrode, e.g. the source or drain electrode separated from the gate electrode by side-walls or spreading around or above the gate electrode
- H01L29/41783—Raised source or drain electrodes self aligned with the gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66545—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a dummy, i.e. replacement gate in a process wherein at least a part of the final gate is self aligned to the dummy gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66636—Lateral single gate silicon transistors with source or drain recessed by etching or first recessed by etching and then refilled
Definitions
- the present disclosure generally relates to the fabrication of integrated circuits, and, more particularly, to various methods of increasing the available space for contact elements, such as self-aligned contacts for a semiconductor device, by use of a sacrificial liner layer.
- MOS technology is presently a preferred manufacturing technique in view of device performance and/or power consumption and/or cost efficiency.
- field effect transistors In integrated circuits including logic portions fabricated by MOS technology, field effect transistors (FETs) are provided that are typically operated in a switched mode, that is, these devices exhibit a highly conductive state (on-state) and a high impedance state (off-state).
- the state of the field effect transistor is controlled by a gate electrode, which controls, upon application of an appropriate control voltage, the conductivity of a channel region formed between a drain region and a source region.
- the channel length of FETs has been significantly decreased, which has resulted in improving the switching speed of FETs.
- decreasing the channel length of a FET also decreases the distance between the source region and the drain region. In some cases, this decrease in the separation between the source and the drain makes it difficult to efficiently inhibit the electrical potential of the source region and the channel from being adversely affected by the electrical potential of the drain. This is sometimes referred to as a so-called short channel effect, wherein the characteristic of the FET as an active switch is degraded.
- a so-called FinFET device has a three-dimensional (3D) structure. More specifically, in a FinFET, a generally vertically positioned fin-shaped active area is formed and a gate electrode encloses both sides and an upper surface of the fin-shaped active area to form a tri-gate structure so as to use a channel having a three-dimensional structure instead of a planar structure.
- an insulating cap layer e.g., silicon nitride is positioned at the top of the fin and the FinFET device only has a dual-gate structure.
- a channel is formed perpendicular to a surface of the semiconducting substrate so as to reduce the physical size of the semiconductor device. Also, in a FinFET, the junction capacitance at the drain region of the device is greatly reduced, which tends to reduce at least some short channel effects.
- the surfaces (and the inner portion near the surface) of the fins i.e., the substantially vertically oriented sidewalls and the top upper surface of the fin with inversion carriers, contributes to current conduction.
- the “channel-width” is approximately two times (2 ⁇ ) the vertical fin-height plus the width of the top surface of the fin, i.e., the fin width.
- Multiple fins can be formed in the same foot-print as that of a planar transistor device. Accordingly, for a given plot space (or foot-print), FinFETs tend to be able to generate significantly stronger drive currents than planar transistor devices. Additionally, the leakage current of FinFET devices after the device is turned “OFF” is significantly reduced as compared to the leakage current of planar FETs due to the superior gate electrostatic control of the “fin” channel on FinFET devices. In short, the 3D structure of a FinFET device is a superior MOSFET structure as compared to that of a planar FET, especially in the 20 nm CMOS technology node and beyond.
- the electrical connections of the individual circuit elements cannot be established within the same device level on which the circuit elements are manufactured, but require one or more additional metallization layers, which generally include metal-containing lines providing the intra-level electrical connection, and also include a plurality of inter-level connections or vertical connections, which are also referred to as vias.
- additional metallization layers which generally include metal-containing lines providing the intra-level electrical connection, and also include a plurality of inter-level connections or vertical connections, which are also referred to as vias.
- These vertical interconnect structures comprise an appropriate metal and provide the electrical connection of the various stacked metallization layers.
- an appropriate vertical contact structure is provided, a first end of which is connected to a respective contact region of a circuit element, such as a gate electrode and/or the drain and source regions of transistors, and a second end that is connected to a respective metal line in the metallization layer.
- the second end of the contact structure may be connected to a contact region of a further semiconductor-based circuit element, in which case the interconnect structure in the contact level is also referred to as a local interconnect.
- the contact structure may comprise contact elements or contact plugs having a generally square-like or round shape that are formed in an interlayer dielectric material, which in turn encloses and passivates the circuit elements.
- the critical dimensions of the circuit elements in the device level decreased, the dimensions of metal lines, vias and contact elements were also reduced.
- the increased packing density has mandated the use of sophisticated metal-containing materials and dielectric materials in order to reduce the parasitic capacitance in the metallization layers and provide a sufficiently high conductivity of the individual metal lines and vias.
- copper in combination with low-k dielectric materials which are to be understood as dielectric materials having a dielectric constant of approximately 3.0 or less, are typically used in order to achieve the required electrical performance and the electromigration behavior as is required in view of reliability of the integrated circuits. Consequently, in lower-lying metallization levels, metal lines and vias having critical dimensions of approximately 100 nm and significantly less may have to be provided in order to achieve the required packing density in accordance with the density of circuit elements in the device level.
- the contact elements in the contact level have to have critical dimensions on the same order of magnitude.
- the contact elements typically represent plugs, which are formed of an appropriate metal or metal composition, wherein, in sophisticated semiconductor devices, tungsten, in combination with appropriate barrier materials, has proven to be a viable contact metal.
- the interlayer dielectric material is formed first and is patterned so as to receive contact openings, which extend through the interlayer dielectric material to the corresponding contact areas of the circuit elements.
- the lateral size of the drain and source areas and thus the available area for the contact regions is 100 nm and significantly less, thereby requiring extremely complex lithography and etch techniques in order to form the contact openings with well-defined lateral dimensions and with a high degree of alignment accuracy.
- contact technologies have been developed in which contact openings are formed in a self-aligned manner by removing dielectric material, such as silicon dioxide, selectively from the spaces between closely spaced gate electrode structures. That is, after completing the transistor structure, the gate electrode structures are used as etch masks for selectively removing the silicon dioxide material in order to expose the contact regions of the transistors, thereby providing self-aligned trenches which are substantially laterally delineated by the liner structures that are formed on the sidewall spacers positioned adjacent the gate electrode structures.
- dielectric material such as silicon dioxide
- a corresponding lithography process only needs to define a global contact opening above an active region, wherein the contact trenches then result from the selective etch process using the gate electrode structures (including spacers plus liners), i.e., the portions exposed by the global contact opening, as an etch mask. Thereafter, an appropriate contact material, such as tungsten and the like, may be filled into the contact trenches.
- FIG. 1 schematically illustrates a cross-sectional view of an illustrative prior art integrated circuit product 10 at an advanced manufacturing stage.
- the product 10 comprises a plurality of illustrative gate structures 11 that are formed above a substrate 12 , such as a silicon substrate.
- the gate structures 11 are comprised of an illustrative gate insulation layer 13 and an illustrative gate electrode 14 .
- An illustrative gate cap layer 16 , liner layer 17 and sidewall spacers 18 encapsulate and protect the gate structures 11 .
- the gate cap layer 16 , liner layer 17 and sidewall spacers 18 are typically made of silicon nitride. Also depicted in FIG. 1 are a plurality of raised source/drain regions 20 and a layer of insulating material 22 , e.g., silicon dioxide.
- the liner layer 17 is provided as a means of protecting the source/drain regions 20 when an etching process is performed to define contact openings for the contacts that will be formed in such openings to establish electrical connection to the source/drain region 20 .
- a brief “punch-through” etching process is performed to remove or clear the liner material from above the source/drain region 20 just prior to forming the conductive contact in the contact opening.
- the present disclosure is directed to various methods of increasing the available space for contact elements, such as self-aligned contacts for a semiconductor device, by use of a sacrificial liner layer, that may avoid, or at least reduce, the effects of one or more of the problems identified above.
- the present disclosure is directed to various methods of increasing the available space for contact elements, such as self-aligned contacts for a semiconductor device, by use of a sacrificial liner layer.
- One method disclosed includes forming a gate structure above a semiconductor substrate, forming a sidewall spacer adjacent the gate structure, forming a first liner layer on the sidewall spacer, forming a second liner layer on the first liner layer, forming a first layer of insulating material above the substrate and adjacent the second liner layer, performing at least one etching process to selectively remove at least portions of the second liner layer relative to the first liner layer and the first layer of insulating material so as to thereby form a space between the first layer of insulating material and the first liner layer, and forming a second layer of insulating material above the first layer of insulating material.
- a further illustrative method disclosed herein includes forming a gate structure above a semiconductor substrate, forming a sidewall spacer adjacent the gate structure, forming a first liner layer on the sidewall spacer, forming a second liner layer on the first liner layer, forming a first layer of insulating material above the substrate and adjacent the second liner layer, performing at least one first etching process to selectively remove at least portions of the second liner layer relative to the first liner layer, forming a second layer of insulating material above the first layer of insulating material, performing at least one second etching process to remove at least portions of the first and second layers of insulating material and at least portions of the first liner layer so as to thereby expose an outer surface of the sidewall spacer, and forming a conductive contact that is in physical contact with the exposed outer surface of the sidewall spacer and conductively coupled to a source/drain region of the transistor.
- One illustrative example of a novel transistor device disclosed herein includes a gate structure positioned above a semiconductor substrate, a sidewall spacer positioned adjacent opposite sides of the gate structure, a first layer of insulating material positioned above the substrate, wherein the first layer of insulating material is laterally spaced apart from and not in contact with the sidewall spacer, a second layer insulating material positioned above the first layer of insulating material, wherein the second layer of insulating material contacts the sidewall spacer, and first and second air gaps positioned on opposite sides of the gate structure, wherein each of the first and second air gaps is defined, in part, by an outer surface of the sidewall spacer, the first layer of insulating material, the second layer of insulating material and an upper surface of the substrate.
- Yet another example of a novel transistor device disclosed herein includes a gate structure positioned above a semiconductor substrate, a source/drain region, a sidewall spacer positioned adjacent opposite sides of the gate structure and a conductive contact that is in physical contact with an outer surface of the sidewall spacer and conductively coupled to the source/drain region of the transistor.
- FIG. 1 schematically illustrates a cross-sectional view of an illustrative prior art integrated circuit product that employs self-aligned contacts
- FIGS. 2A-2K depict various methods disclosed herein for increasing the available space for contact elements, such as self-aligned contacts for a semiconductor device, by use of a sacrificial liner layer, and various novel device structures.
- the present disclosure generally relates to various methods of increasing the available space for contact elements, such as self-aligned contacts for a semiconductor device, by use of a sacrificial liner layer.
- the present method is applicable to a variety of devices, including, but not limited to, logic devices, memory devices, etc., and the methods disclosed herein may be employed to form N-type or P-type semiconductor devices.
- the methods and devices disclosed herein may be employed in manufacturing products using a variety of technologies, e.g., NMOS, PMOS, CMOS, etc., and they may be employed in manufacturing a variety of different devices, e.g., memory devices, logic devices, ASICs, etc.
- planar transistor devices NFET or PFET devices
- 3-D devices such as FinFETs.
- the inventions disclosed herein should not be considered to be limited to such an illustrative example.
- FIG. 2A is a simplified view of an illustrative integrated circuit device or product 100 at an early stage of manufacturing.
- Illustrative transistors 106 A-C will be formed in and above the semiconductor substrate 102 .
- the pitch between the transistors 106 A-B is tighter (smaller) than the pitch between the transistors 106 B-C. So as not to obscure the inventions disclosed herein, isolation regions that are formed in the substrate to define active regions where the transistors 106 A-C will be formed are not depicted in the attached drawings.
- the substrate 102 may have a variety of configurations, such as the depicted bulk silicon configuration.
- the substrate 102 may also have a silicon-on-insulator (SOI) configuration that includes a bulk silicon layer, a buried insulation layer and an active layer, wherein semiconductor devices are formed in and above the active layer.
- SOI silicon-on-insulator
- the substrate 102 may be made of silicon or it may be made of materials other than silicon.
- the terms “substrate,” “semiconductor substrate” or “semiconducting substrate” should be understood to cover all semiconducting materials and all forms of such materials.
- the transistors 106 A-C will be formed using a replacement gate technique.
- the novel inventions disclosed herein may also be employed in the context of using so-called “gate-first” manufacturing techniques. Accordingly, with continuing reference to FIG. 2A , the process begins with the formation of a sacrificial gate insulation layer 104 , such as silicon dioxide (sometimes referred to as a “dummy oxide”) on the substrate 102 .
- the sacrificial gate insulation layer 104 may be formed by performing a thermal growth process or a deposition process. Also depicted in FIG.
- sacrificial gate electrodes 108 with a gate cap layer 110 formed thereabove.
- Such structures and layers may be formed using a variety of different materials and by performing a variety of known techniques.
- the sacrificial gate electrodes 108 may be comprised of polysilicon or amorphous silicon and the gate cap layers 110 may be comprised of silicon nitride.
- the sacrificial gate insulation layer 104 , sacrificial gate electrodes 108 and the gate cap layer 110 may be of any desired thickness or configuration.
- those skilled in the art will recognize that there are other features of the transistors 106 A-C that are not depicted in the drawings so as not to obscure the present invention.
- the sacrificial gate electrodes 108 and the gate cap layers 110 may be formed by depositing the appropriate layers of material using any of a variety of different known techniques, e.g., a chemical vapor deposition (CVD) process, an atomic layer deposition (ALD) process, a thermal growth process, etc. Thereafter, one or more patterning and etching processes are performed on the deposited layers of material to define the sacrificial gate electrodes 108 and the gate cap layers 110 .
- CVD chemical vapor deposition
- ALD atomic layer deposition
- the gate cap layers 110 are patterned using known photolithography and etching techniques to thereby define a patterned gate cap layer. Thereafter, one or more etching processes are performed through the patterned gate cap layer to remove exposed portions of the sacrificial gate electrode material layer to thereby define the depicted sacrificial gate electrodes 108 .
- FIG. 2B depicts the device 100 after an illustrative sidewall spacer 112 was formed adjacent the sacrificial gate electrodes 108 .
- the sidewall spacer 112 may be formed by depositing a layer of spacer material and thereafter performing an anisotropic etching process.
- the sidewall spacer 112 may be comprised of a variety of different materials, e.g., silicon nitride, silicon oxynitride, etc.
- the base thickness of the sidewall spacer 112 may vary depending upon the particular application. In one illustrative embodiment, the sidewall spacer 112 may have a thickness at its base of about 5-10 nm.
- FIG. 2C depicts the device 100 after several process operations have been performed.
- various known process operations are performed to form illustrative raised source/drain regions 114 in the substrate 102 adjacent the sidewall spacers 112 .
- raised source/drain regions 114 need not be formed in all applications, and the disclosed inventions should not be considered to be limited to such an illustrative configuration. That is, the inventions disclosed herein may be employed with transistor devices that have traditional, planar source/drain regions.
- the raised source/drain regions 114 may be formed by forming cavities in the substrate 102 and thereafter performing an epitaxial deposition process to thereby form doped semiconductor material in the cavities.
- an extension implantation process may be performed to form extension implant regions (not shown) in the substrate 102 prior to or after the formation of the sidewall spacers 112 .
- a conformably deposited first liner layer 116 (comprised of an insulating material) having a thickness of about 2-5 nm is formed on the device 100 .
- the first liner layer 116 is deposited on the sidewall spacers 112 .
- the first liner layer 116 should be comprised of a material that exhibits good etch selectivity relative to the material selected for the sidewall spacers 112 .
- the sidewall spacers 112 are made of silicon nitride
- the first liner layer 116 may be comprised of silicon dioxide, etc., and it may be formed by performing an ALD or CVD process.
- FIG. 2D depicts the device 100 after a conformably deposited second liner layer 118 (comprised of an insulating material) having a thickness of about 2-5 nm is formed on the device 100 .
- the second liner layer 118 is sacrificial in nature as most, if not all, of the second liner layer 118 will be removed as fabrication continues.
- the second liner layer 118 is deposited on the first liner layer 116 .
- the second liner layer 118 should be comprised of a material that exhibits good etch selectivity relative to the material selected for the first liner layer 116 .
- the first liner layer 116 is made of silicon dioxide
- the second liner layer 118 may be comprised of silicon nitride, etc., and it may be formed by performing an ALD or CVD process.
- the layer of insulating material 120 may be a silicon dioxide material, such as a flowable oxide material, and it may be formed using traditional techniques, e.g., CVD, spin-on/cure, etc.
- the layer of insulating material 120 is formed such that its upper surface 120 S is positioned slightly below the upper surface 108 S of the sacrificial gate electrodes 108 .
- CMP chemical mechanical polishing
- a wet etching process is performed to remove at least portions of the sacrificial second liner layer 118 relative to the first liner layer 116 and the layer of insulating material 120 .
- the wet etching process may be performed using, for example, an etching chemistry comprised of hot phosphoric acid. This etching process results in the formation of gaps or pockets 122 that were formerly occupied by the removed portions of the sacrificial second liner layer 118 .
- the above-described etching process does not remove the entire sacrificial second liner layer 118 as remaining portions 118 A of the sacrificial second liner layer 118 may still be present under portions of the layer of insulating material 120 .
- FIG. 2G depicts the product 100 after several process operations have been performed.
- a layer of insulating material 124 was blanket-deposited across the product 100 .
- the layer of insulating material 124 may be comprised of a variety of different materials, such as silicon dioxide, a low-k (k value less than 3.3) material, etc., and it may be formed by performing a variety of techniques, e.g., CVD, etc.
- the thickness of the layer of insulating material 124 may vary depending upon the particular application.
- one or more CMP processes were performed on the layer of insulating material 124 .
- the CMP process stopped on the upper surface 110 S of the gate cap layers 110 , i.e., the gate cap layers 110 were used as a polish stop.
- the CMP process also removes portions of the first liner layer 116 that were positioned above the gate cap layers 110 . Note that, given the relatively high aspect ratio of the gaps or pockets 122 , they may remain substantially unfilled, i.e., they may effectively become air gaps, when the layer of insulating material 124 is deposited on the device 100 .
- FIG. 2H depicts the device after several process operations were performed that involved removing the sacrificial gate electrodes 108 and the sacrificial gate insulation layer 106 , and the formation of a replacement gate structure 130 for the transistors 106 A-C.
- the process used to remove the sacrificial gate materials and replace them with desired final gate materials are well known to those skilled in the art, and thus should not be considered to be limitations of the presently disclosed inventions. Nevertheless, a brief description of at least some of the activities that may be performed to accomplish this objective will now be discussed.
- one or more etching processes were performed to remove the gate cap layers 110 , the sacrificial gate electrodes 108 and portions of the sacrificial gate insulation layer 104 exposed by the removal of the sacrificial gate electrodes 108 to thereby define a plurality of gate cavities 119 where the replacement gate structures 130 will subsequently be formed.
- the gate cavities 119 are each laterally defined by the sidewall spacers 112 at this point in the process flow.
- the sacrificial gate insulation layer 104 is removed as part of the replacement gate technique, as depicted herein. However, the sacrificial gate insulation layer 104 may not be removed in all applications. Even in cases where the sacrificial gate insulation layer 104 is intentionally removed, there will typically be a very thin native oxide layer (not shown) that forms on the substrate 102 within the gate cavities 119 .
- the schematically depicted gate structure 130 includes a gate insulation layer and one or more layers of conductive material that act as the gate electrode for the transistor.
- the gate structure 130 of the devices 100 depicted in the drawings i.e., the gate insulation layer and the gate electrode, is intended to be representative in nature.
- the gate insulation layer may be comprised of a variety of different materials, such as, for example, silicon dioxide, a so-called high-k (k greater than 10) insulation material (where k is the relative dielectric constant), etc.
- the gate electrode may be comprised of one or more layers of conductive material, e.g., polysilicon, tungsten, aluminum, one or more layers of metal, etc.
- a metal layer (not shown), such as a very thin work function adjusting metal (e.g., a layer of titanium nitride), may be formed on a high-k gate insulation layer.
- the insulating materials and the metal layer(s) that are part of the replacement gate structure 130 may be of any desired construction and comprised of any of a variety of different materials.
- the replacement gate structure 130 for an NFET device may have different material combinations as compared to a replacement gate structure 130 for a PFET device.
- the particular details of construction of replacement gate structure 130 , and the manner in which such a replacement gate electrode structure 130 is formed, should not be considered a limitation of the present invention unless such limitations are expressly recited in the attached claims.
- the replacement gate formation process begins with performing a conformal deposition process to form a high-k gate insulation layer (not shown) in the gate cavities 119 and above the layer of insulating material 124 followed by performing a high temperature anneal process in an attempt to anneal out or repair any defects in the high-k gate insulation layer.
- the conductive materials that will be used for the gate electrode e.g., one or more metal layers, will be deposited across the devices by performing one or more conformal deposition processes and/or one or more blanket-deposition processes so as to substantially overfill the gate cavities 119 with conductive gate electrode material(s).
- one or more CMP processes are performed to remove excess portions of the gate insulation layer and the layers of conductive material that will be used to form the gate electrode positioned above the layer of insulating material 124 .
- This CMP process essentially planarizes the upper surface of the materials of the gate structure 130 with the upper surface of the layer of insulating material 124 .
- an etching process is performed to reduce the height of the replacement gate structure 130 such that the upper surface of the replacement gate electrode is positioned below the upper surface of the layer of insulating material 124 .
- an illustrative gate cap layer 132 comprised of, for example, silicon nitride, was formed above the recessed gate structure 130 .
- the gate cap layer 132 may be formed by depositing a layer of the cap material and thereafter performing a CMP process to remove excess portions of the cap material positioned on top of the layer of insulating material 124 . These process operations result in the structure depicted in FIG. 2H .
- FIG. 2I depicts the product 100 after a layer of insulating material 134 has been deposited across the product 100 .
- the layer of insulating material 134 may be comprised of a variety of different materials, such as silicon dioxide, a low-k (k value less than 3.3) material, etc., and it may be formed by performing a variety of techniques, e.g., CVD, etc.
- the thickness of the layer of insulating material 134 may vary depending upon the particular application.
- FIG. 2J depicts the product 100 after one or more etching processes were performed on the product 100 through a patterned etch mask (not shown), such as a patterned layer of photoresist material, to define contact openings 138 where conductive contacts will be formed to establish electrical connection to the source/drain regions.
- a patterned etch mask such as a patterned layer of photoresist material
- the etching process(es) performed to form the contact openings 138 remove portions of the layer of insulating material 134 and substantially all of the oxide materials, e.g., the layers of insulating materials 122 , 124 and the first liner layer 116 positioned between the gate structures of the transistors 106 A-B.
- the etching process(es) may include a brief etching process to insure that none of the remaining portions of the sacrificial second liner layer 118 are positioned above the source/drain regions 114 .
- the oxide etching process(es) will also remove any such residual materials from the sacrificial second liner layer 118 .
- the etching process(es) used to form the contact openings 138 may involve an initial etching process to remove silicon dioxide materials, e.g., the layers 134 , 124 , 122 and 116 , followed by a brief etching process that uses an etch chemistry adapted to remove any residual portions of the sacrificial second liner layer 118 .
- etching process may be performed to remove any remaining portions of the first liner layer 116 within the contact opening 138 that may have been positioned under remaining portions 118 A of the sacrificial second liner layer 118 .
- residual portions of both the first liner layer 116 and the second sacrificial second liner layer 118 are positioned adjacent the air gaps 122 of the transistor 106 C.
- the densely packed relationship of the transistors 106 A-B there is no such air gap present, due to the consumption of the layers of insulating material 120 , 124 between the two transistors.
- FIG. 2K depicts the product 100 after conductive, self-aligned contact structures 140 have been formed in the self-aligned contact openings 138 such that they are conductively coupled to the source/drain regions 114 .
- the self-aligned contact structures 140 are intended to be schematic and representative in nature, as they may be formed using any of a variety of different conductive materials and by performing traditional manufacturing operations.
- the self-aligned contact structures 140 may also contain one or more barrier layers (not depicted).
- the self-aligned contact structures 140 may be formed by depositing a liner, e.g., a titanium nitride liner, followed by overfilling the self-aligned contact openings 138 with a conductive material, such as tungsten. Thereafter, a CMP process may be performed to planarize the upper surface of the layer of insulating material 134 which results in the removal of excess portions of the liner and the tungsten positioned above the layer of insulating material 134 outside of the self-aligned contact openings 138 and the formation of the self-aligned contact structures 140 . If desired, a metal silicide material (not shown) may be formed on the source/drain regions 114 prior to forming the self-aligned contact structures 140 .
- a liner e.g., a titanium nitride liner
- the method disclosed herein involve effectively removing the liner layer 17 discussed in the background section of this application. As a result, there is physically more space between the gate structures or, more precisely, between the sidewall spacers on the transistors 106 A-B than would be present if the prior art liner layer 17 were still in position. Additionally, in the case of less densely packed transistors, the methods disclosed herein allow formation of the depicted air gaps 122 between the gate electrodes of the replacement gate structures 130 and the contacts 140 . The presence of the air gaps 122 reduces the parasitic capacitance between the gate electrode and the contact 140 .
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Electrodes Of Semiconductors (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Description
- 1. Field of the Invention
- The present disclosure generally relates to the fabrication of integrated circuits, and, more particularly, to various methods of increasing the available space for contact elements, such as self-aligned contacts for a semiconductor device, by use of a sacrificial liner layer.
- 2. Description of the Related Art
- In modern integrated circuits, such as microprocessors, storage devices and the like, a very large number of circuit elements, especially transistors, are provided and operated on a restricted chip area. Immense progress has been made over recent decades with respect to increased performance and reduced feature sizes of circuit elements, such as transistors. However, the ongoing demand for enhanced functionality of electronic devices forces semiconductor manufacturers to steadily reduce the dimensions of the circuit elements and to increase the operating speed of the circuit elements. The continuing scaling of feature sizes, however, involves great efforts in redesigning process techniques and developing new process strategies and tools so as to comply with new design rules. Generally, in complex circuitry including complex logic portions, MOS technology is presently a preferred manufacturing technique in view of device performance and/or power consumption and/or cost efficiency. In integrated circuits including logic portions fabricated by MOS technology, field effect transistors (FETs) are provided that are typically operated in a switched mode, that is, these devices exhibit a highly conductive state (on-state) and a high impedance state (off-state). The state of the field effect transistor is controlled by a gate electrode, which controls, upon application of an appropriate control voltage, the conductivity of a channel region formed between a drain region and a source region.
- To improve the operating speed of FETs, and to increase the density of FETs on an integrated circuit device, device designers have greatly reduced the physical size of FETs over the years. More specifically, the channel length of FETs has been significantly decreased, which has resulted in improving the switching speed of FETs. However, decreasing the channel length of a FET also decreases the distance between the source region and the drain region. In some cases, this decrease in the separation between the source and the drain makes it difficult to efficiently inhibit the electrical potential of the source region and the channel from being adversely affected by the electrical potential of the drain. This is sometimes referred to as a so-called short channel effect, wherein the characteristic of the FET as an active switch is degraded.
- In contrast to a FET, which has a planar structure, a so-called FinFET device has a three-dimensional (3D) structure. More specifically, in a FinFET, a generally vertically positioned fin-shaped active area is formed and a gate electrode encloses both sides and an upper surface of the fin-shaped active area to form a tri-gate structure so as to use a channel having a three-dimensional structure instead of a planar structure. In some cases, an insulating cap layer, e.g., silicon nitride is positioned at the top of the fin and the FinFET device only has a dual-gate structure. Unlike a planar FET, in a FinFET device, a channel is formed perpendicular to a surface of the semiconducting substrate so as to reduce the physical size of the semiconductor device. Also, in a FinFET, the junction capacitance at the drain region of the device is greatly reduced, which tends to reduce at least some short channel effects. When an appropriate voltage is applied to the gate electrode of a FinFET device, the surfaces (and the inner portion near the surface) of the fins, i.e., the substantially vertically oriented sidewalls and the top upper surface of the fin with inversion carriers, contributes to current conduction. In a FinFET device, the “channel-width” is approximately two times (2×) the vertical fin-height plus the width of the top surface of the fin, i.e., the fin width. Multiple fins can be formed in the same foot-print as that of a planar transistor device. Accordingly, for a given plot space (or foot-print), FinFETs tend to be able to generate significantly stronger drive currents than planar transistor devices. Additionally, the leakage current of FinFET devices after the device is turned “OFF” is significantly reduced as compared to the leakage current of planar FETs due to the superior gate electrostatic control of the “fin” channel on FinFET devices. In short, the 3D structure of a FinFET device is a superior MOSFET structure as compared to that of a planar FET, especially in the 20 nm CMOS technology node and beyond.
- By using such field effect transistors, more complex circuit components may be composed, such as inverters and the like, thereby forming complex logic circuitry, embedded memories and the like. Over the recent years, due to the reduced dimensions of the transistor devices, the operating speed of the circuit components has been increased with every new device generation and the “packing density” in such products has been increased over the recent years. i.e., there are an increased number of devices per unit area. Such improvements in the performance of transistor devices has reached the point where the limiting factor of the ultimate operating speed of complex integrated circuit products is no longer the individual transistor element but the electrical performance of the complex wiring system that is formed above the semiconductor-based circuit elements. Typically, due to the large number of circuit elements and the required complex layout of modern integrated circuits, the electrical connections of the individual circuit elements cannot be established within the same device level on which the circuit elements are manufactured, but require one or more additional metallization layers, which generally include metal-containing lines providing the intra-level electrical connection, and also include a plurality of inter-level connections or vertical connections, which are also referred to as vias. These vertical interconnect structures comprise an appropriate metal and provide the electrical connection of the various stacked metallization layers.
- Furthermore, in order to actually connect the circuit elements formed in the semiconductor material with the metallization layers, an appropriate vertical contact structure is provided, a first end of which is connected to a respective contact region of a circuit element, such as a gate electrode and/or the drain and source regions of transistors, and a second end that is connected to a respective metal line in the metallization layer. In some applications, the second end of the contact structure may be connected to a contact region of a further semiconductor-based circuit element, in which case the interconnect structure in the contact level is also referred to as a local interconnect. The contact structure may comprise contact elements or contact plugs having a generally square-like or round shape that are formed in an interlayer dielectric material, which in turn encloses and passivates the circuit elements. As the critical dimensions of the circuit elements in the device level decreased, the dimensions of metal lines, vias and contact elements were also reduced. In some cases, the increased packing density has mandated the use of sophisticated metal-containing materials and dielectric materials in order to reduce the parasitic capacitance in the metallization layers and provide a sufficiently high conductivity of the individual metal lines and vias. For example, in complex metallization systems, copper in combination with low-k dielectric materials, which are to be understood as dielectric materials having a dielectric constant of approximately 3.0 or less, are typically used in order to achieve the required electrical performance and the electromigration behavior as is required in view of reliability of the integrated circuits. Consequently, in lower-lying metallization levels, metal lines and vias having critical dimensions of approximately 100 nm and significantly less may have to be provided in order to achieve the required packing density in accordance with the density of circuit elements in the device level.
- As device dimensions have decreased, e.g., transistors with gate lengths of 50 nm and less, the contact elements in the contact level have to have critical dimensions on the same order of magnitude. The contact elements typically represent plugs, which are formed of an appropriate metal or metal composition, wherein, in sophisticated semiconductor devices, tungsten, in combination with appropriate barrier materials, has proven to be a viable contact metal. When forming tungsten-based contact elements, typically the interlayer dielectric material is formed first and is patterned so as to receive contact openings, which extend through the interlayer dielectric material to the corresponding contact areas of the circuit elements. In particular, in densely packed device regions, the lateral size of the drain and source areas and thus the available area for the contact regions is 100 nm and significantly less, thereby requiring extremely complex lithography and etch techniques in order to form the contact openings with well-defined lateral dimensions and with a high degree of alignment accuracy.
- For this reason, contact technologies have been developed in which contact openings are formed in a self-aligned manner by removing dielectric material, such as silicon dioxide, selectively from the spaces between closely spaced gate electrode structures. That is, after completing the transistor structure, the gate electrode structures are used as etch masks for selectively removing the silicon dioxide material in order to expose the contact regions of the transistors, thereby providing self-aligned trenches which are substantially laterally delineated by the liner structures that are formed on the sidewall spacers positioned adjacent the gate electrode structures. Consequently, a corresponding lithography process only needs to define a global contact opening above an active region, wherein the contact trenches then result from the selective etch process using the gate electrode structures (including spacers plus liners), i.e., the portions exposed by the global contact opening, as an etch mask. Thereafter, an appropriate contact material, such as tungsten and the like, may be filled into the contact trenches.
- However, the reduction in feature sizes as well and the pitch between adjacent transistor devices has reached the point where there is simply very little space available for the contact element to make electrical contact to source/drain regions of a transistor device.
FIG. 1 schematically illustrates a cross-sectional view of an illustrative prior artintegrated circuit product 10 at an advanced manufacturing stage. As illustrated, theproduct 10 comprises a plurality ofillustrative gate structures 11 that are formed above asubstrate 12, such as a silicon substrate. Thegate structures 11 are comprised of an illustrativegate insulation layer 13 and anillustrative gate electrode 14. An illustrativegate cap layer 16,liner layer 17 andsidewall spacers 18 encapsulate and protect thegate structures 11. Thegate cap layer 16,liner layer 17 andsidewall spacers 18 are typically made of silicon nitride. Also depicted inFIG. 1 are a plurality of raised source/drain regions 20 and a layer ofinsulating material 22, e.g., silicon dioxide. Theliner layer 17 is provided as a means of protecting the source/drain regions 20 when an etching process is performed to define contact openings for the contacts that will be formed in such openings to establish electrical connection to the source/drain region 20. Typically, after the contact opening is formed, a brief “punch-through” etching process is performed to remove or clear the liner material from above the source/drain region 20 just prior to forming the conductive contact in the contact opening. As mentioned above, there is very little space available in theregion 19 for a contact to land and make contact to the underlying source/drain region 20. Moreover, even if contact can be made, the small contact area results in an undesirable localized increase in electrical resistance and heating of thedevice 10. - The present disclosure is directed to various methods of increasing the available space for contact elements, such as self-aligned contacts for a semiconductor device, by use of a sacrificial liner layer, that may avoid, or at least reduce, the effects of one or more of the problems identified above.
- The following presents a simplified summary of the invention in order to provide a basic understanding of some aspects of the invention. This summary is not an exhaustive overview of the invention. It is not intended to identify key or critical elements of the invention or to delineate the scope of the invention. Its sole purpose is to present some concepts in a simplified form as a prelude to the more detailed description that is discussed later.
- Generally, the present disclosure is directed to various methods of increasing the available space for contact elements, such as self-aligned contacts for a semiconductor device, by use of a sacrificial liner layer. One method disclosed includes forming a gate structure above a semiconductor substrate, forming a sidewall spacer adjacent the gate structure, forming a first liner layer on the sidewall spacer, forming a second liner layer on the first liner layer, forming a first layer of insulating material above the substrate and adjacent the second liner layer, performing at least one etching process to selectively remove at least portions of the second liner layer relative to the first liner layer and the first layer of insulating material so as to thereby form a space between the first layer of insulating material and the first liner layer, and forming a second layer of insulating material above the first layer of insulating material.
- A further illustrative method disclosed herein includes forming a gate structure above a semiconductor substrate, forming a sidewall spacer adjacent the gate structure, forming a first liner layer on the sidewall spacer, forming a second liner layer on the first liner layer, forming a first layer of insulating material above the substrate and adjacent the second liner layer, performing at least one first etching process to selectively remove at least portions of the second liner layer relative to the first liner layer, forming a second layer of insulating material above the first layer of insulating material, performing at least one second etching process to remove at least portions of the first and second layers of insulating material and at least portions of the first liner layer so as to thereby expose an outer surface of the sidewall spacer, and forming a conductive contact that is in physical contact with the exposed outer surface of the sidewall spacer and conductively coupled to a source/drain region of the transistor.
- One illustrative example of a novel transistor device disclosed herein includes a gate structure positioned above a semiconductor substrate, a sidewall spacer positioned adjacent opposite sides of the gate structure, a first layer of insulating material positioned above the substrate, wherein the first layer of insulating material is laterally spaced apart from and not in contact with the sidewall spacer, a second layer insulating material positioned above the first layer of insulating material, wherein the second layer of insulating material contacts the sidewall spacer, and first and second air gaps positioned on opposite sides of the gate structure, wherein each of the first and second air gaps is defined, in part, by an outer surface of the sidewall spacer, the first layer of insulating material, the second layer of insulating material and an upper surface of the substrate.
- Yet another example of a novel transistor device disclosed herein includes a gate structure positioned above a semiconductor substrate, a source/drain region, a sidewall spacer positioned adjacent opposite sides of the gate structure and a conductive contact that is in physical contact with an outer surface of the sidewall spacer and conductively coupled to the source/drain region of the transistor.
- The disclosure may be understood by reference to the following description taken in conjunction with the accompanying drawings, in which like reference numerals identify like elements, and in which:
-
FIG. 1 schematically illustrates a cross-sectional view of an illustrative prior art integrated circuit product that employs self-aligned contacts; and -
FIGS. 2A-2K depict various methods disclosed herein for increasing the available space for contact elements, such as self-aligned contacts for a semiconductor device, by use of a sacrificial liner layer, and various novel device structures. - While the subject matter disclosed herein is susceptible to various modifications and alternative forms, specific embodiments thereof have been shown by way of example in the drawings and are herein described in detail. It should be understood, however, that the description herein of specific embodiments is not intended to limit the invention to the particular forms disclosed, but on the contrary, the intention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined by the appended claims.
- Various illustrative embodiments of the invention are described below. In the interest of clarity, not all features of an actual implementation are described in this specification. It will of course be appreciated that in the development of any such actual embodiment, numerous implementation-specific decisions must be made to achieve the developers' specific goals, such as compliance with system-related and business-related constraints, which will vary from one implementation to another. Moreover, it will be appreciated that such a development effort might be complex and time-consuming, but would nevertheless be a routine undertaking for those of ordinary skill in the art having the benefit of this disclosure.
- The present subject matter will now be described with reference to the attached figures. Various structures, systems and devices are schematically depicted in the drawings for purposes of explanation only and so as to not obscure the present disclosure with details that are well known to those skilled in the art. Nevertheless, the attached drawings are included to describe and explain illustrative examples of the present disclosure. The words and phrases used herein should be understood and interpreted to have a meaning consistent with the understanding of those words and phrases by those skilled in the relevant art. No special definition of a term or phrase, i.e., a definition that is different from the ordinary and customary meaning as understood by those skilled in the art, is intended to be implied by consistent usage of the term or phrase herein. To the extent that a term or phrase is intended to have a special meaning, i.e., a meaning other than that understood by skilled artisans, such a special definition will be expressly set forth in the specification in a definitional manner that directly and unequivocally provides the special definition for the term or phrase.
- The present disclosure generally relates to various methods of increasing the available space for contact elements, such as self-aligned contacts for a semiconductor device, by use of a sacrificial liner layer. Moreover, as will be readily apparent to those skilled in the art upon a complete reading of the present application, the present method is applicable to a variety of devices, including, but not limited to, logic devices, memory devices, etc., and the methods disclosed herein may be employed to form N-type or P-type semiconductor devices. The methods and devices disclosed herein may be employed in manufacturing products using a variety of technologies, e.g., NMOS, PMOS, CMOS, etc., and they may be employed in manufacturing a variety of different devices, e.g., memory devices, logic devices, ASICs, etc. With reference to the attached figures, various illustrative embodiments of the methods and devices disclosed herein will now be described in more detail. As will be appreciated by those skilled in the art after a complete reading of the present application, the inventions disclosed herein may be employed in forming planar transistor devices (NFET or PFET devices), as well as so-called 3-D devices, such as FinFETs. For purposes of disclosure, reference will be made to an illustrative process flow for forming an integrated circuit product comprised of planar transistor devices. However, the inventions disclosed herein should not be considered to be limited to such an illustrative example.
-
FIG. 2A is a simplified view of an illustrative integrated circuit device orproduct 100 at an early stage of manufacturing.Illustrative transistors 106A-C will be formed in and above thesemiconductor substrate 102. The pitch between thetransistors 106A-B is tighter (smaller) than the pitch between thetransistors 106B-C. So as not to obscure the inventions disclosed herein, isolation regions that are formed in the substrate to define active regions where thetransistors 106A-C will be formed are not depicted in the attached drawings. Thesubstrate 102 may have a variety of configurations, such as the depicted bulk silicon configuration. Thesubstrate 102 may also have a silicon-on-insulator (SOI) configuration that includes a bulk silicon layer, a buried insulation layer and an active layer, wherein semiconductor devices are formed in and above the active layer. Thesubstrate 102 may be made of silicon or it may be made of materials other than silicon. Thus, the terms “substrate,” “semiconductor substrate” or “semiconducting substrate” should be understood to cover all semiconducting materials and all forms of such materials. - In the example disclosed herein, the
transistors 106A-C will be formed using a replacement gate technique. However, as will be appreciated by those skilled in the art after a complete reading of the present application, the novel inventions disclosed herein may also be employed in the context of using so-called “gate-first” manufacturing techniques. Accordingly, with continuing reference toFIG. 2A , the process begins with the formation of a sacrificialgate insulation layer 104, such as silicon dioxide (sometimes referred to as a “dummy oxide”) on thesubstrate 102. The sacrificialgate insulation layer 104 may be formed by performing a thermal growth process or a deposition process. Also depicted inFIG. 2A are schematically depictedsacrificial gate electrodes 108 with agate cap layer 110 formed thereabove. Such structures and layers may be formed using a variety of different materials and by performing a variety of known techniques. For example, thesacrificial gate electrodes 108 may be comprised of polysilicon or amorphous silicon and the gate cap layers 110 may be comprised of silicon nitride. The sacrificialgate insulation layer 104,sacrificial gate electrodes 108 and thegate cap layer 110 may be of any desired thickness or configuration. Of course, those skilled in the art will recognize that there are other features of thetransistors 106A-C that are not depicted in the drawings so as not to obscure the present invention. For example, so-called halo implant regions and various layers or regions of silicon/germanium that are typically found in high performance PFET transistors are not depicted in the drawings. Thesacrificial gate electrodes 108 and the gate cap layers 110 may be formed by depositing the appropriate layers of material using any of a variety of different known techniques, e.g., a chemical vapor deposition (CVD) process, an atomic layer deposition (ALD) process, a thermal growth process, etc. Thereafter, one or more patterning and etching processes are performed on the deposited layers of material to define thesacrificial gate electrodes 108 and the gate cap layers 110. Typically, the gate cap layers 110 are patterned using known photolithography and etching techniques to thereby define a patterned gate cap layer. Thereafter, one or more etching processes are performed through the patterned gate cap layer to remove exposed portions of the sacrificial gate electrode material layer to thereby define the depictedsacrificial gate electrodes 108. -
FIG. 2B depicts thedevice 100 after anillustrative sidewall spacer 112 was formed adjacent thesacrificial gate electrodes 108. Thesidewall spacer 112 may be formed by depositing a layer of spacer material and thereafter performing an anisotropic etching process. Thesidewall spacer 112 may be comprised of a variety of different materials, e.g., silicon nitride, silicon oxynitride, etc. The base thickness of thesidewall spacer 112 may vary depending upon the particular application. In one illustrative embodiment, thesidewall spacer 112 may have a thickness at its base of about 5-10 nm. -
FIG. 2C depicts thedevice 100 after several process operations have been performed. First, various known process operations are performed to form illustrative raised source/drain regions 114 in thesubstrate 102 adjacent thesidewall spacers 112. However, such raised source/drain regions 114 need not be formed in all applications, and the disclosed inventions should not be considered to be limited to such an illustrative configuration. That is, the inventions disclosed herein may be employed with transistor devices that have traditional, planar source/drain regions. The raised source/drain regions 114 may be formed by forming cavities in thesubstrate 102 and thereafter performing an epitaxial deposition process to thereby form doped semiconductor material in the cavities. Although not depicted in the drawings, an extension implantation process may be performed to form extension implant regions (not shown) in thesubstrate 102 prior to or after the formation of thesidewall spacers 112. After the formation of the source/drain regions 114, a conformably deposited first liner layer 116 (comprised of an insulating material) having a thickness of about 2-5 nm is formed on thedevice 100. In one illustrative embodiment, thefirst liner layer 116 is deposited on thesidewall spacers 112. Thefirst liner layer 116 should be comprised of a material that exhibits good etch selectivity relative to the material selected for thesidewall spacers 112. In one illustrative embodiment, where thesidewall spacers 112 are made of silicon nitride, thefirst liner layer 116 may be comprised of silicon dioxide, etc., and it may be formed by performing an ALD or CVD process. -
FIG. 2D depicts thedevice 100 after a conformably deposited second liner layer 118 (comprised of an insulating material) having a thickness of about 2-5 nm is formed on thedevice 100. As will be discussed more fully below, thesecond liner layer 118 is sacrificial in nature as most, if not all, of thesecond liner layer 118 will be removed as fabrication continues. In one illustrative embodiment, thesecond liner layer 118 is deposited on thefirst liner layer 116. Thesecond liner layer 118 should be comprised of a material that exhibits good etch selectivity relative to the material selected for thefirst liner layer 116. In one illustrative embodiment, where thefirst liner layer 116 is made of silicon dioxide, thesecond liner layer 118 may be comprised of silicon nitride, etc., and it may be formed by performing an ALD or CVD process. - Then, as shown in
FIG. 2E , a layer of insulatingmaterial 120 is blanket-deposited over thedevice 100. In one illustrative example, the layer of insulatingmaterial 120 may be a silicon dioxide material, such as a flowable oxide material, and it may be formed using traditional techniques, e.g., CVD, spin-on/cure, etc. In one particular example, the layer of insulatingmaterial 120 is formed such that itsupper surface 120S is positioned slightly below theupper surface 108S of thesacrificial gate electrodes 108. This may be accomplished by initially depositing the layer of insulatingmaterial 120 such that it overfills the spaces between the gate structures, performing a chemical mechanical polishing (CMP) process that stops on thesecond liner layer 118, and thereafter performing a timed, recess etching process (sometimes referred to as an etch-back process) until such time as theupper surface 120S of the layer of insulatingmaterial 120 is at the desired height level. - Next, as shown in
FIG. 2F , a wet etching process is performed to remove at least portions of the sacrificialsecond liner layer 118 relative to thefirst liner layer 116 and the layer of insulatingmaterial 120. In the case where thefirst liner layer 116 and the layer of insulatingmaterial 120 are comprised of silicon dioxide and the sacrificialsecond liner layer 118 is comprised of silicon nitride, the wet etching process may be performed using, for example, an etching chemistry comprised of hot phosphoric acid. This etching process results in the formation of gaps orpockets 122 that were formerly occupied by the removed portions of the sacrificialsecond liner layer 118. Note that, in the depicted example, the above-described etching process does not remove the entire sacrificialsecond liner layer 118 as remainingportions 118A of the sacrificialsecond liner layer 118 may still be present under portions of the layer of insulatingmaterial 120. -
FIG. 2G depicts theproduct 100 after several process operations have been performed. First, a layer of insulatingmaterial 124 was blanket-deposited across theproduct 100. The layer of insulatingmaterial 124 may be comprised of a variety of different materials, such as silicon dioxide, a low-k (k value less than 3.3) material, etc., and it may be formed by performing a variety of techniques, e.g., CVD, etc. The thickness of the layer of insulatingmaterial 124 may vary depending upon the particular application. Thereafter, one or more CMP processes were performed on the layer of insulatingmaterial 124. The CMP process stopped on theupper surface 110S of the gate cap layers 110, i.e., the gate cap layers 110 were used as a polish stop. In this example, the CMP process also removes portions of thefirst liner layer 116 that were positioned above the gate cap layers 110. Note that, given the relatively high aspect ratio of the gaps orpockets 122, they may remain substantially unfilled, i.e., they may effectively become air gaps, when the layer of insulatingmaterial 124 is deposited on thedevice 100. -
FIG. 2H depicts the device after several process operations were performed that involved removing thesacrificial gate electrodes 108 and the sacrificial gate insulation layer 106, and the formation of areplacement gate structure 130 for thetransistors 106A-C. The process used to remove the sacrificial gate materials and replace them with desired final gate materials are well known to those skilled in the art, and thus should not be considered to be limitations of the presently disclosed inventions. Nevertheless, a brief description of at least some of the activities that may be performed to accomplish this objective will now be discussed. - Initially, one or more etching processes were performed to remove the gate cap layers 110, the
sacrificial gate electrodes 108 and portions of the sacrificialgate insulation layer 104 exposed by the removal of thesacrificial gate electrodes 108 to thereby define a plurality ofgate cavities 119 where thereplacement gate structures 130 will subsequently be formed. Note that thegate cavities 119 are each laterally defined by thesidewall spacers 112 at this point in the process flow. Typically, the sacrificialgate insulation layer 104 is removed as part of the replacement gate technique, as depicted herein. However, the sacrificialgate insulation layer 104 may not be removed in all applications. Even in cases where the sacrificialgate insulation layer 104 is intentionally removed, there will typically be a very thin native oxide layer (not shown) that forms on thesubstrate 102 within thegate cavities 119. - As shown in
FIG. 2H , schematically depictedreplacement gate structures 130 for thetransistors 106A-C were formed in thegate cavities 119. The schematically depictedgate structure 130 includes a gate insulation layer and one or more layers of conductive material that act as the gate electrode for the transistor. As will be recognized by those skilled in the art after a complete reading of the present application, thegate structure 130 of thedevices 100 depicted in the drawings, i.e., the gate insulation layer and the gate electrode, is intended to be representative in nature. For example, the gate insulation layer may be comprised of a variety of different materials, such as, for example, silicon dioxide, a so-called high-k (k greater than 10) insulation material (where k is the relative dielectric constant), etc. The gate electrode may be comprised of one or more layers of conductive material, e.g., polysilicon, tungsten, aluminum, one or more layers of metal, etc. As noted above, in some cases, if desired, a metal layer (not shown), such as a very thin work function adjusting metal (e.g., a layer of titanium nitride), may be formed on a high-k gate insulation layer. As will be recognized by those skilled in the art after a complete reading of the present application, the insulating materials and the metal layer(s) that are part of thereplacement gate structure 130 may be of any desired construction and comprised of any of a variety of different materials. Additionally, thereplacement gate structure 130 for an NFET device may have different material combinations as compared to areplacement gate structure 130 for a PFET device. Thus, the particular details of construction ofreplacement gate structure 130, and the manner in which such a replacementgate electrode structure 130 is formed, should not be considered a limitation of the present invention unless such limitations are expressly recited in the attached claims. - In one illustrative example, the replacement gate formation process begins with performing a conformal deposition process to form a high-k gate insulation layer (not shown) in the
gate cavities 119 and above the layer of insulatingmaterial 124 followed by performing a high temperature anneal process in an attempt to anneal out or repair any defects in the high-k gate insulation layer. Thereafter, the conductive materials that will be used for the gate electrode, e.g., one or more metal layers, will be deposited across the devices by performing one or more conformal deposition processes and/or one or more blanket-deposition processes so as to substantially overfill thegate cavities 119 with conductive gate electrode material(s). At that point, one or more CMP processes are performed to remove excess portions of the gate insulation layer and the layers of conductive material that will be used to form the gate electrode positioned above the layer of insulatingmaterial 124. This CMP process essentially planarizes the upper surface of the materials of thegate structure 130 with the upper surface of the layer of insulatingmaterial 124. Thereafter, an etching process is performed to reduce the height of thereplacement gate structure 130 such that the upper surface of the replacement gate electrode is positioned below the upper surface of the layer of insulatingmaterial 124. Next, an illustrativegate cap layer 132, comprised of, for example, silicon nitride, was formed above the recessedgate structure 130. Thegate cap layer 132 may be formed by depositing a layer of the cap material and thereafter performing a CMP process to remove excess portions of the cap material positioned on top of the layer of insulatingmaterial 124. These process operations result in the structure depicted inFIG. 2H . -
FIG. 2I depicts theproduct 100 after a layer of insulatingmaterial 134 has been deposited across theproduct 100. The layer of insulatingmaterial 134 may be comprised of a variety of different materials, such as silicon dioxide, a low-k (k value less than 3.3) material, etc., and it may be formed by performing a variety of techniques, e.g., CVD, etc. The thickness of the layer of insulatingmaterial 134 may vary depending upon the particular application. -
FIG. 2J depicts theproduct 100 after one or more etching processes were performed on theproduct 100 through a patterned etch mask (not shown), such as a patterned layer of photoresist material, to definecontact openings 138 where conductive contacts will be formed to establish electrical connection to the source/drain regions. As depicted, for closely spaced transistors, e.g.,transistors 106A-B, the etching process(es) performed to form thecontact openings 138 remove portions of the layer of insulatingmaterial 134 and substantially all of the oxide materials, e.g., the layers of insulatingmaterials first liner layer 116 positioned between the gate structures of thetransistors 106A-B. To the extent anyresidual portions 118A of thesacrificial liner layer 118 remain, the etching process(es) may include a brief etching process to insure that none of the remaining portions of the sacrificialsecond liner layer 118 are positioned above the source/drain regions 114. However, in the case of densely packed transistors, such as thetransistors 106A-B, there will be so little of the sacrificialsecond liner layer 118 remaining between such transistors such that the oxide etching process(es) will also remove any such residual materials from the sacrificialsecond liner layer 118. In the case where transistors are spaced relatively far apart, such as thetransistors 106B-C, it is likely that there will be some remaining portions of the sacrificialsecond liner layer 118 present above the source/drain regions 114. In such an application, the etching process(es) used to form thecontact openings 138 may involve an initial etching process to remove silicon dioxide materials, e.g., thelayers second liner layer 118. Thereafter another etching process may be performed to remove any remaining portions of thefirst liner layer 116 within thecontact opening 138 that may have been positioned under remainingportions 118A of the sacrificialsecond liner layer 118. For example, as depicted inFIG. 2J , residual portions of both thefirst liner layer 116 and the second sacrificialsecond liner layer 118 are positioned adjacent theair gaps 122 of thetransistor 106C. In contrast, given the densely packed relationship of thetransistors 106A-B, there is no such air gap present, due to the consumption of the layers of insulatingmaterial transistor 106A and that another non-densely packed transistor (not shown) is present to the right of thetransistor 106C. -
FIG. 2K depicts theproduct 100 after conductive, self-alignedcontact structures 140 have been formed in the self-alignedcontact openings 138 such that they are conductively coupled to the source/drain regions 114. The self-alignedcontact structures 140 are intended to be schematic and representative in nature, as they may be formed using any of a variety of different conductive materials and by performing traditional manufacturing operations. The self-alignedcontact structures 140 may also contain one or more barrier layers (not depicted). In one illustrative example, the self-alignedcontact structures 140 may be formed by depositing a liner, e.g., a titanium nitride liner, followed by overfilling the self-alignedcontact openings 138 with a conductive material, such as tungsten. Thereafter, a CMP process may be performed to planarize the upper surface of the layer of insulatingmaterial 134 which results in the removal of excess portions of the liner and the tungsten positioned above the layer of insulatingmaterial 134 outside of the self-alignedcontact openings 138 and the formation of the self-alignedcontact structures 140. If desired, a metal silicide material (not shown) may be formed on the source/drain regions 114 prior to forming the self-alignedcontact structures 140. - Note that the method disclosed herein involve effectively removing the
liner layer 17 discussed in the background section of this application. As a result, there is physically more space between the gate structures or, more precisely, between the sidewall spacers on thetransistors 106A-B than would be present if the priorart liner layer 17 were still in position. Additionally, in the case of less densely packed transistors, the methods disclosed herein allow formation of the depictedair gaps 122 between the gate electrodes of thereplacement gate structures 130 and thecontacts 140. The presence of theair gaps 122 reduces the parasitic capacitance between the gate electrode and thecontact 140. - The particular embodiments disclosed above are illustrative only, as the invention may be modified and practiced in different but equivalent manners apparent to those skilled in the art having the benefit of the teachings herein. For example, the process steps set forth above may be performed in a different order. Furthermore, no limitations are intended to the details of construction or design herein shown, other than as described in the claims below. It is therefore evident that the particular embodiments disclosed above may be altered or modified and all such variations are considered within the scope and spirit of the invention. Accordingly, the protection sought herein is as set forth in the claims below.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/797,001 US8841711B1 (en) | 2013-03-12 | 2013-03-12 | Methods of increasing space for contact elements by using a sacrificial liner and the resulting device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/797,001 US8841711B1 (en) | 2013-03-12 | 2013-03-12 | Methods of increasing space for contact elements by using a sacrificial liner and the resulting device |
Publications (2)
Publication Number | Publication Date |
---|---|
US20140264479A1 true US20140264479A1 (en) | 2014-09-18 |
US8841711B1 US8841711B1 (en) | 2014-09-23 |
Family
ID=51523661
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/797,001 Active US8841711B1 (en) | 2013-03-12 | 2013-03-12 | Methods of increasing space for contact elements by using a sacrificial liner and the resulting device |
Country Status (1)
Country | Link |
---|---|
US (1) | US8841711B1 (en) |
Cited By (30)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140264953A1 (en) * | 2013-03-14 | 2014-09-18 | Samsung Electronics Co., Ltd. | Wiring structures, methods of manufacturing the same, and methods of manufacturing semiconductor devices having the same |
US20140291737A1 (en) * | 2013-03-29 | 2014-10-02 | Walid M. Hafez | Transistor architecture having extended recessed spacer and source/drain regions and method of making same |
US20150171091A1 (en) * | 2013-12-12 | 2015-06-18 | Texas Instruments Incorporated | Self aligned active trench contact |
US20150214331A1 (en) * | 2014-01-30 | 2015-07-30 | Globalfoundries Inc. | Replacement metal gate including dielectric gate material |
US20150228754A1 (en) * | 2014-02-12 | 2015-08-13 | SK Hynix Inc. | Semiconductor device with air gap and method for fabricating the same |
US20150372102A1 (en) * | 2014-06-19 | 2015-12-24 | Renesas Electronics Corporation | Semiconductor device |
US20170018498A1 (en) * | 2014-03-14 | 2017-01-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method Of Semiconductor Integrated Circuit Fabrication |
US20170148662A1 (en) * | 2015-11-24 | 2017-05-25 | International Business Machines Corporation | Semiconductor structures including middle-of-line (mol) capacitance reduction for self-aligned contact in gate stack |
CN106898597A (en) * | 2015-12-18 | 2017-06-27 | 台湾积体电路制造股份有限公司 | Semiconductor structure and its manufacture method |
US20170221891A1 (en) * | 2016-01-29 | 2017-08-03 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and a method for fabricating the same |
US20170229342A1 (en) * | 2013-09-06 | 2017-08-10 | Intel Corporation | Transistor fabrication technique including sacrificial protective layer for source/drain at contact location |
CN107045999A (en) * | 2016-02-05 | 2017-08-15 | 朗姆研究公司 | The system and method that air gap sealed part is formed using ALD and high-density plasma CVD |
US9911804B1 (en) * | 2016-08-22 | 2018-03-06 | International Business Machines Corporation | Vertical fin field effect transistor with air gap spacers |
US20180076199A1 (en) * | 2016-09-12 | 2018-03-15 | Samsung Electronics Co., Ltd. | Complimentary metal-oxide-semiconductor circuit having transistors with different threshold voltages and method of manufacturing the same |
TWI626715B (en) * | 2015-12-17 | 2018-06-11 | 台灣積體電路製造股份有限公司 | Semiconductor structure and manufacturing method thereof |
TWI650804B (en) * | 2015-08-03 | 2019-02-11 | 聯華電子股份有限公司 | Semiconductor device and method for fabricating the same |
TWI657538B (en) * | 2016-12-13 | 2019-04-21 | 美商格芯(美國)集成電路科技有限公司 | Air-gap spacers for field-effect transistors |
US20190214345A1 (en) * | 2018-01-08 | 2019-07-11 | Samsung Electronics Co., Ltd. | Semiconductor device including conductive patterns and method of fabricating the same |
US10373874B2 (en) * | 2015-12-07 | 2019-08-06 | International Business Machines Corporation | Middle of the line subtractive self-aligned contacts |
US10453793B2 (en) * | 2016-02-23 | 2019-10-22 | International Business Machines Corporation | BEOL vertical fuse formed over air gap |
US20190363174A1 (en) * | 2018-05-24 | 2019-11-28 | Globalfoundries Inc. | Transistors having double spacers at tops of gate conductors |
US20200035555A1 (en) * | 2018-07-27 | 2020-01-30 | Globalfoundries Inc. | Field effect transistors with self-aligned metal plugs and methods |
CN111129144A (en) * | 2018-10-31 | 2020-05-08 | 台湾积体电路制造股份有限公司 | Gate spacer structure and method of forming the same |
CN111900163A (en) * | 2020-06-19 | 2020-11-06 | 中国科学院微电子研究所 | Transistor and preparation method thereof |
CN113140631A (en) * | 2020-01-16 | 2021-07-20 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor device and forming method thereof |
US11145719B2 (en) * | 2016-05-31 | 2021-10-12 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device having a contact |
US11201228B2 (en) * | 2016-12-14 | 2021-12-14 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device with air-spacer |
US20220231023A1 (en) * | 2021-01-15 | 2022-07-21 | Taiwan Semiconductor Manufacturing Co., Ltd. | Finfet device and method |
US11522061B2 (en) * | 2015-11-25 | 2022-12-06 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor structure with protection layer and conductor extending through protection layer |
US11830922B2 (en) | 2016-12-14 | 2023-11-28 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device with air-spacer |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9698101B2 (en) | 2015-08-28 | 2017-07-04 | International Business Machines Corporation | Self-aligned local interconnect technology |
US9608065B1 (en) | 2016-06-03 | 2017-03-28 | International Business Machines Corporation | Air gap spacer for metal gates |
US9773893B1 (en) | 2016-09-26 | 2017-09-26 | International Business Machines Corporation | Forming a sacrificial liner for dual channel devices |
US10573552B2 (en) * | 2018-03-15 | 2020-02-25 | Samsung Electronics Co., Ltd. | Semiconductor device and method of fabricating the same |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6010935A (en) * | 1997-08-21 | 2000-01-04 | Micron Technology, Inc. | Self aligned contacts |
US7691712B2 (en) * | 2006-06-21 | 2010-04-06 | International Business Machines Corporation | Semiconductor device structures incorporating voids and methods of fabricating such structures |
KR101887414B1 (en) * | 2012-03-20 | 2018-08-10 | 삼성전자 주식회사 | Semiconductor device and method for manufacturing the device |
-
2013
- 2013-03-12 US US13/797,001 patent/US8841711B1/en active Active
Cited By (65)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9343355B2 (en) * | 2013-03-14 | 2016-05-17 | Samsung Electronics Co., Ltd. | Wiring structures including spacers and an airgap defined thereby, and methods of manufacturing the same |
US20140264953A1 (en) * | 2013-03-14 | 2014-09-18 | Samsung Electronics Co., Ltd. | Wiring structures, methods of manufacturing the same, and methods of manufacturing semiconductor devices having the same |
US20140291737A1 (en) * | 2013-03-29 | 2014-10-02 | Walid M. Hafez | Transistor architecture having extended recessed spacer and source/drain regions and method of making same |
US9786783B2 (en) * | 2013-03-29 | 2017-10-10 | Intel Corporation | Transistor architecture having extended recessed spacer and source/drain regions and method of making same |
US20170229342A1 (en) * | 2013-09-06 | 2017-08-10 | Intel Corporation | Transistor fabrication technique including sacrificial protective layer for source/drain at contact location |
US10665596B2 (en) | 2013-12-12 | 2020-05-26 | Texas Instruments Incorporated | Self aligned active trench contact |
US20150171091A1 (en) * | 2013-12-12 | 2015-06-18 | Texas Instruments Incorporated | Self aligned active trench contact |
US9640539B2 (en) | 2013-12-12 | 2017-05-02 | Texas Instruments Incorporated | Self aligned active trench contact |
US10134746B2 (en) | 2013-12-12 | 2018-11-20 | Texas Instruments Incorporated | Self aligned active trench contact |
US9245894B2 (en) * | 2013-12-12 | 2016-01-26 | Texas Instruments Incorporated | Self aligned active trench contact |
US20150214331A1 (en) * | 2014-01-30 | 2015-07-30 | Globalfoundries Inc. | Replacement metal gate including dielectric gate material |
US9472644B2 (en) * | 2014-02-12 | 2016-10-18 | SK Hynix Inc. | Semiconductor device with air gap and method for fabricating the same |
US20150228754A1 (en) * | 2014-02-12 | 2015-08-13 | SK Hynix Inc. | Semiconductor device with air gap and method for fabricating the same |
US20170018498A1 (en) * | 2014-03-14 | 2017-01-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method Of Semiconductor Integrated Circuit Fabrication |
US10109519B2 (en) * | 2014-03-14 | 2018-10-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of semiconductor integrated circuit fabrication |
US20150372102A1 (en) * | 2014-06-19 | 2015-12-24 | Renesas Electronics Corporation | Semiconductor device |
US9559175B2 (en) * | 2014-06-19 | 2017-01-31 | Renesas Electronics Corporation | Semiconductor device |
TWI650804B (en) * | 2015-08-03 | 2019-02-11 | 聯華電子股份有限公司 | Semiconductor device and method for fabricating the same |
US10355080B2 (en) * | 2015-11-24 | 2019-07-16 | International Business Machines Corporation | Semiconductor structures including middle-of-line (MOL) capacitance reduction for self-aligned contact in gate stack |
US10256296B2 (en) * | 2015-11-24 | 2019-04-09 | International Business Machines Corporation | Middle-of-line (MOL) capacitance reduction for self-aligned contact in gate stack |
US20170148874A1 (en) * | 2015-11-24 | 2017-05-25 | International Business Machines Corporation | Middle-of-line (mol) capacitance reduction for self-aligned contact in gate stack |
US20170148662A1 (en) * | 2015-11-24 | 2017-05-25 | International Business Machines Corporation | Semiconductor structures including middle-of-line (mol) capacitance reduction for self-aligned contact in gate stack |
US11522061B2 (en) * | 2015-11-25 | 2022-12-06 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor structure with protection layer and conductor extending through protection layer |
US10714393B2 (en) | 2015-12-07 | 2020-07-14 | International Business Machines Corporation | Middle of the line subtractive self-aligned contacts |
US10373874B2 (en) * | 2015-12-07 | 2019-08-06 | International Business Machines Corporation | Middle of the line subtractive self-aligned contacts |
US11004795B2 (en) | 2015-12-17 | 2021-05-11 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor structure and manufacturing method thereof |
US10643947B2 (en) * | 2015-12-17 | 2020-05-05 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor structure and manufacturing method thereof |
TWI626715B (en) * | 2015-12-17 | 2018-06-11 | 台灣積體電路製造股份有限公司 | Semiconductor structure and manufacturing method thereof |
US10090249B2 (en) * | 2015-12-17 | 2018-10-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor structure and manufacturing method thereof |
US20180337127A1 (en) * | 2015-12-17 | 2018-11-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor structure and manufacturing method thereof |
CN106898597A (en) * | 2015-12-18 | 2017-06-27 | 台湾积体电路制造股份有限公司 | Semiconductor structure and its manufacture method |
US20170221891A1 (en) * | 2016-01-29 | 2017-08-03 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and a method for fabricating the same |
US10515961B2 (en) * | 2016-01-29 | 2019-12-24 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and a method for fabricating the same |
US10269797B2 (en) * | 2016-01-29 | 2019-04-23 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and a method for fabricating the same |
US11127742B2 (en) | 2016-01-29 | 2021-09-21 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and a method for fabricating the same |
CN107026201A (en) * | 2016-01-29 | 2017-08-08 | 台湾积体电路制造股份有限公司 | Semiconductor device and its manufacture method |
US20180158820A1 (en) * | 2016-01-29 | 2018-06-07 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and a method for fabricating the same |
US20190229119A1 (en) * | 2016-01-29 | 2019-07-25 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and a method for fabricating the same |
US9947657B2 (en) * | 2016-01-29 | 2018-04-17 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and a method for fabricating the same |
CN107045999A (en) * | 2016-02-05 | 2017-08-15 | 朗姆研究公司 | The system and method that air gap sealed part is formed using ALD and high-density plasma CVD |
US10546813B2 (en) | 2016-02-23 | 2020-01-28 | International Business Machines Corporation | BEOL vertical fuse formed over air gap |
US10453793B2 (en) * | 2016-02-23 | 2019-10-22 | International Business Machines Corporation | BEOL vertical fuse formed over air gap |
US11145719B2 (en) * | 2016-05-31 | 2021-10-12 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device having a contact |
US9911804B1 (en) * | 2016-08-22 | 2018-03-06 | International Business Machines Corporation | Vertical fin field effect transistor with air gap spacers |
US10727297B2 (en) * | 2016-09-12 | 2020-07-28 | Samsung Electronics Co., Ltd. | Complimentary metal-oxide-semiconductor circuit having transistors with different threshold voltages and method of manufacturing the same |
CN107818946A (en) * | 2016-09-12 | 2018-03-20 | 三星电子株式会社 | Cmos circuit and its manufacture method with the different transistor of threshold voltage |
US20180076199A1 (en) * | 2016-09-12 | 2018-03-15 | Samsung Electronics Co., Ltd. | Complimentary metal-oxide-semiconductor circuit having transistors with different threshold voltages and method of manufacturing the same |
TWI657538B (en) * | 2016-12-13 | 2019-04-21 | 美商格芯(美國)集成電路科技有限公司 | Air-gap spacers for field-effect transistors |
US10319627B2 (en) | 2016-12-13 | 2019-06-11 | Globalfoundries Inc. | Air-gap spacers for field-effect transistors |
US10923389B2 (en) | 2016-12-13 | 2021-02-16 | Globalfoundries U.S. Inc. | Air-gap spacers for field-effect transistors |
US11201228B2 (en) * | 2016-12-14 | 2021-12-14 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device with air-spacer |
US11830922B2 (en) | 2016-12-14 | 2023-11-28 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device with air-spacer |
US10665544B2 (en) * | 2018-01-08 | 2020-05-26 | Samsung Electronics Co., Ltd. | Semiconductor device including conductive patterns |
US20190214345A1 (en) * | 2018-01-08 | 2019-07-11 | Samsung Electronics Co., Ltd. | Semiconductor device including conductive patterns and method of fabricating the same |
US20190363174A1 (en) * | 2018-05-24 | 2019-11-28 | Globalfoundries Inc. | Transistors having double spacers at tops of gate conductors |
US10553486B1 (en) * | 2018-07-27 | 2020-02-04 | Globalfoundries Inc. | Field effect transistors with self-aligned metal plugs and methods |
US20200035555A1 (en) * | 2018-07-27 | 2020-01-30 | Globalfoundries Inc. | Field effect transistors with self-aligned metal plugs and methods |
TWI728530B (en) * | 2018-10-31 | 2021-05-21 | 台灣積體電路製造股份有限公司 | Semiconductor device and method of forming the same |
US10868142B2 (en) | 2018-10-31 | 2020-12-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Gate spacer structure and method of forming same |
CN111129144A (en) * | 2018-10-31 | 2020-05-08 | 台湾积体电路制造股份有限公司 | Gate spacer structure and method of forming the same |
US11508831B2 (en) | 2018-10-31 | 2022-11-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Gate spacer structure and method of forming same |
US11705505B2 (en) | 2018-10-31 | 2023-07-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Gate spacer structure and method of forming same |
CN113140631A (en) * | 2020-01-16 | 2021-07-20 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor device and forming method thereof |
CN111900163A (en) * | 2020-06-19 | 2020-11-06 | 中国科学院微电子研究所 | Transistor and preparation method thereof |
US20220231023A1 (en) * | 2021-01-15 | 2022-07-21 | Taiwan Semiconductor Manufacturing Co., Ltd. | Finfet device and method |
Also Published As
Publication number | Publication date |
---|---|
US8841711B1 (en) | 2014-09-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8841711B1 (en) | Methods of increasing space for contact elements by using a sacrificial liner and the resulting device | |
US10014379B2 (en) | Methods of forming semiconductor device with self-aligned contact elements and the resulting device | |
US9263537B2 (en) | Methods of forming a semiconductor device with a protected gate cap layer and the resulting device | |
US10249726B2 (en) | Methods of forming a protection layer on a semiconductor device and the resulting device | |
US9515163B2 (en) | Methods of forming FinFET semiconductor devices with self-aligned contact elements using a replacement gate process and the resulting devices | |
US9362403B2 (en) | Buried fin contact structures on FinFET semiconductor devices | |
US8871582B2 (en) | Methods of forming a semiconductor device with a protected gate cap layer and the resulting device | |
US9153498B2 (en) | Methods of forming semiconductor device with self-aligned contact elements and the resulting devices | |
US9202918B2 (en) | Methods of forming stressed layers on FinFET semiconductor devices and the resulting devices | |
US9478662B2 (en) | Gate and source/drain contact structures for a semiconductor device | |
US9780178B2 (en) | Methods of forming a gate contact above an active region of a semiconductor device | |
US9536877B2 (en) | Methods of forming different spacer structures on integrated circuit products having differing gate pitch dimensions and the resulting products | |
US9070711B2 (en) | Methods of forming cap layers for semiconductor devices with self-aligned contact elements and the resulting devices | |
US8946075B2 (en) | Methods of forming semiconductor device with self-aligned contact elements and the resulting devices | |
US9466491B2 (en) | Methods of forming a semiconductor device with a spacer etch block cap and the resulting device | |
US9824920B2 (en) | Methods of forming self-aligned contact structures by work function material layer recessing and the resulting devices | |
US8940633B2 (en) | Methods of forming semiconductor device with self-aligned contact elements and the resulting devices | |
US9461171B2 (en) | Methods of increasing silicide to epi contact areas and the resulting devices | |
US10468300B2 (en) | Contacting source and drain of a transistor device | |
CN109300780B (en) | Method of forming conductive spacers for gate contact and resulting device | |
US9627274B1 (en) | Methods of forming self-aligned contacts on FinFET devices |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CAI, XIUYU;XIE, RUILONG;REEL/FRAME:033543/0057 Effective date: 20130322 Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KHAKIFIROOZ, ALI;CHENG, KANGGUO;REEL/FRAME:033543/0114 Effective date: 20130322 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001 Effective date: 20150629 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001 Effective date: 20150910 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551) Year of fee payment: 4 |
|
AS | Assignment |
Owner name: WILMINGTON TRUST, NATIONAL ASSOCIATION, DELAWARE Free format text: SECURITY AGREEMENT;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:049490/0001 Effective date: 20181127 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:054633/0001 Effective date: 20201022 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:054636/0001 Effective date: 20201117 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., NEW YORK Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:056987/0001 Effective date: 20201117 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |